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Abstract
The current trends on electrical energy have encouraged the search of more efficientsystems of generation, distribution and consumption of electrical power. Distributed
generation, reduction of passive components, high-voltage DC lines, among others are
some lines of research that are being fully considered as the future of electrical grid. This
is possible thanks to the advances on the field of power electronics. This work aims at
providing a brief glimpse on the current state of power electronics in the field of grid-
connected power converters along with some contributions to the control of a particular
kind of topologies, referred as multilevel converters, that improve the power conversion
efficiency.
It is expected that this work will assist future researchers on setting a framework on the
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1 Introduction
If you want to find the secrets of the universe, think in terms of
energy, frequency and vibration.
Nikola Tesla
This chapter introduces the basis knowledge and state of art that settled the contributionsof this work. For this, a brief glimpse in the field of power electronics is firstly given
before entering the main theme of this work, multilevel converters.
It is expected that this chapter helps future researchers to become acquainted with the
state-of-art of grid-connected power converters at the moment this work was written, and
assists others in the comprehension of power electronics.
In the following, a brief description of the document content is firstly given, along with
its objectives and structure. Secondly, a more extended background and state-of-art is
provided.
1.1 Document description
1.1.1 Context of the research
This research has been carried out under the following projects:
• Control no lineal del balance de tensiones en convertidores multinivel (DPI2013-
41891-R).
• Control de Sistemas con Entradas Discretas. Aplicación a Convertidores Electróni-
cos de Potencia (DPI2016-75294-C2-1-R).
• ECO-MIR: Estabilidad y COntrol no lineal de MIcRorredes (US-1264655).
• Problemas de Estabilidad Global en Microrredes (PID2019-109071RB-I00).
The context of this research is placed within the Power Electronics field, which is the
application of solid-state electronic devices to the control and conversion of electrical
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energy. Power Electronics field covers from developing solid-state devices, such as in-
sulated gate bipolar transistor (IGBTs) [1]; arranging them into systems that handle the
electrical energy, generally power converters [2]; and designing control strategies to fulfill
the objectives for which they have been constructed [3].
Power Electronics has widened considerably in the last decades and there are plenty of
research currently available. That is why researchers focus on particular features inside
this field. Indeed, the work presented in this thesis is aimed to follow the same scheme, and
the contributions presented here are narrowed down to the control of certain topologies of
power converters. However, in order to provide a proper framework, the second part of
this introduction will cover the background of the current work.
Nowadays, the electrical grid uses high-voltage transmission lines to distribute electrical
power between distant geographical points. This is so due to the reduced conducting
losses that high-voltage transmission lines have in comparison with the low-voltage ones.
However, the standard power converters are composed of solid-state devices that do not
have the voltage limits high enough to be connected directly to these lines, and therefore
an intermediate stage is required to shift the voltage levels, which is usually a transformer
device. This solution not only implies additional hardware but also it generates more
losses, reducing the overall efficiency of the system. As an alternative [4], the multilevel
converter was introduced in the early 90s [5], which overcame the voltage limitations of
standard power converters by serializing more than two solid-state devices in such a way
that the voltage limits are extended. In this way, the same devices can be used in systems
with higher voltage rates without requiring transformers. Additionally, by using several
levels, better quality of the phase currents and potential reduction in the filter sizes are
achieved. However, due to the increased hardware, the control complexity of the system is
also increased. This work aims to present several approaches that overcome this issue.
1.1.2 Objectives
The objectives of this work are the following:
• About the current state-of-art:
– To present the current state-of-art of grid-connected power converters.
– To exhibit the basis and foundations of power converters.
– To explore the typical approaches for controlling multilevel power converters.
• About new contributions:
– To present some contributions to the control and modulation of multilevel
power converters. These contributions have to consider the topology under
study, model its desired behaviour and propose an algorithm that covers the
control objectives of such stage. Additionally, the proposed algorithms might
take into account some performance indicators in order to develop a more
optimal solution.
– To depict the benefits of such novel approaches in comparison with the existing
ones. For this, some approaches that are already presented in the literature are
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examined and evaluated under the same conditions. In order to depict the ben-
efits some performance indicators are exhibited and used. These comparisons
are usually carried out both under simulation and experiments.
1.1.3 Structure
The structure of this work is the following
1. This first chapter (Chap. 1) will exhibit the background, some fundamentals and
the current state-of-art of power electronics, power converters and control of grid-
connected power converters. An introduction to multilevel power converters is also
included: topologies, modulation and approaches without modulation stage.
2. The second chapter (Chap. 2) firstly provides a deeper insight into diode-clamped
converters and their principle of operation. Afterwards, the main contributions de-
veloped for three-level DCC (Sect. 2.2) and five-level DCC (Sect. 2.3) are presented.
3. The third chapter (Chap. 3) introduces the topologies of cascaded and modular
converters along with their principle of operation, differences and similarities. Later
on, a contribution for cascaded H-bridge topology (Sect. 3.2) and another one for
modular multilevel converter (Sect. 3.3) are presented.
4. Lastly, some conclusions are drawn (Chap. 4) about the particular contributions of
this work (Sect. 4.1) and possible future works (Sect. 4.2).
1.1.4 List of Publications
Published works
The following papers and contributions have been published as a result of the current work
[1] P. Montero and F. Gordillo, “A modulation algorithm for inter-phase balancing in
CHB Converters,” in 2017 11th IEEE International Confer-ence on Compatibility,
Power Electronics and Power Engineering (CPE-POWERENG), pp. 133–138,
IEEE, 2017.
[2] P. Montero-Robina and F. Gordillo, “A Novel Controller for Grid-Interfacing So-
lar Arrays Through Five-Level Diode-Clamped Converters,” in 2018 IEEE 18th
International Power Electronics and Motion Control Conference (PEMC2018), pp.
955–961, IEEE, Aug. 2018.
[3] P. Montero-Robina, F. Umbria, F. Salas, and F. Gordillo, “Integrated Control of Five-
Level Diode-Clamped Rectifiers,” IEEE Transactions on Industrial Electronics, vol.
66, pp. 6628–6636, Sep. 2019.
[4] P. Montero-Robina and F. Gordillo, “A thermal analysis for two modulation and
control approaches for five-level diode-clamped rectifiers,” in IECON2019 - 45th
Annual Conference of the IEEE Industrial Electronics Society, vol. 2019, pp. 3135–
3141, IEEE, Oct. 2019.
[5] P. Montero-Robina, F. Gordillo, F. Gómez-Estern, and F. Salas, “Voltage balance for
five-level DCC based on mixed-integer linear programming,” International Journal
of Electrical Power & Energy Systems, vol. 124, p. 106302, Jan. 2021.
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Submitted papers
The following papers were submitted at the moment this dissertation was written
[1] P. Montero-Robina, F. Gordillo, F. Cuesta, and F. Gómez-Estern, “Pseudo-optimal
Five-Level DCC Modulation Based on Machine Learning,” Submitted to IEEE
Transactions on Power Electronics, Jan. 2021.
[2] P. Montero-Robina, C. Albea, F. Gómez-Estern Aguilar, and F. Gordillo, “Hy-
brid modelling and control of Three-level NPC Rectifiers,” Submitted to Control
Engineering Practice, May 2021.
[3] P. Montero-Robina, K. Rouzbehi, F. Gordillo, J. Pou, "Voltage Source Convert-
ers: Current Control Techniques Operating with Unbalanced Voltage Conditions,"
Submitted to IEEE Open Journal of the Industrial Electronics Society, May 2021.
[4] P. Montero-Robina, A. Marquez, M. S. A. Dahidah, S. Vazquez, J. I. Leon, G.
Konstantinou, and L. G. Franquelo, “Feed-forward Modulation Technique for more
Accurate Operation of Modular Multilevel Converters,” Submitted to IEEE Trans-
actions on Power Electronics, May 2021.
1.2 Background and current state-of-art of grid-connected VSC
This section presents the current state-of-art of all fields that constituted the basis from
which this dissertation started. They are separated into five subsections that are summarized
in the next paragraphs.
Firstly, an introduction in the field of power electronics field is given. Solid-state devices
and the most common power converters topologies will be exposed.
The second subsection is devoted to present the general scheme of the electrical grid, its
properties and configurations. There are plenty of assumptions throughout this document
that are based on particular conditions of the electrical grid, and thus they will be explained
in this subsection.
The third subsection exhibits how the power converters are typically controlled. This task
generally involves several stages with different control objectives. Besides, the approaches
to achieve the power converter control are not unique and their suitability depends on the
desired application and performance.
The fourth subsection presents the multilevel converter topology, advantages, challenges,
common topologies and trends. Note that this document focuses on researching for this
kind of power converters, however not all topologies presented in this chapter will be later
studied. They are included to show the reader an insight of the field.
Lastly, the fifth subsection presents some of the most known modulation techniques
for multilevel converter, that is, the way that the control input is integrated in the power
converter in order to achieve the desired effect. Some of the modulation techniques require
to fulfill additional control objectives when used for multilevel converters, and thus they
will be exposed here.
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1.2.1 Power electronics
A power electronic system generally follows a scheme composed of a power source, a
filtering stage, a power converter, a load and a control circuit [6]. The power source could
be of any nature and electrical characteristic, and the main objective is to transfer the
generated power from the power source to the load as efficiently as possible. The filter
stage is in charge of eliminating those undesired components from the power flow, and
thus it can be allocated either after the power source, before the load or in both positions
using two filtering stages. The power converter is in charge of manipulating the power
flow in such a way that it acquires the characteristics that are desired for the load. This
task is carried out by using controlled or uncontrolled solid-state devices that compose the
power converter. In the case they are controllable, the switching on/off of the devices is
governed by a control circuit, which gets information from the source, the load and the
power converter to dictate the power converter how to behave. The nature of this control
circuit is discrete—as the gating signals are discrete values—and it can be either a digital
algorithm with analog-to-digital (ADC) ports for the measurements or an analog controller
integrated in a circuit. A scheme of this type of system is depicted in Fig. 1.1.
Figure 1.1 Power electronic system scheme.
This work mainly uses the alternating-current (AC) grid as the power source; passive
components, such as inductors or capacitors, as filters; controlled power converters with
digital controllers; and pure resistive loads. Although, there are some applications that do
not follow the same scheme and it will be clarified in those cases.
Solid-state devices
The solid-state devices are named after its property of being a solid material that can
change the flow of charges, i.e. allow the electrical current to pass through or not. In
contrast to earlier technologies—gas, vacuum or electro-mechanical devices—there is no
change of state, nor any movement within the device when this property changes, allowing
them to act as fast switching devices [7].
The main solid-state devices that act as power semiconductors are the following:
• Power Diodes
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• Thyristors
• Bipolar-junction transistors (BJT)
• Metal-oxide-semiconductor field-effect transistors (MOSFET)
• Insulated-gate-bipolar transistors (IGBT)
Power diodes acts similar to signal diodes but for an increased reverse breakdown voltage
and increased forward current capability.
Thyristors cover a wide family of solid-state devices—Silicon-controlled rectifier (SCR),
gate turn-off thyristor (GTO), etc.—that share a similar principle of operation: a bistable
mode of operation where either they work in conducting state or not. The operability of
them changes from one device to another, but they are able to sustain larger amount of
voltages and currents than those other switching devices that are fully operable.
BJTs were one of the first fully controllable transistors introduced in the industry whose
output current could be controlled from the base. However, the power BJTs have been
generally deprecated in power applications by MOSFETs and IGBTs, although there are
some applications where BJTs are preferable due to the reduced hardware requirement to
switch them, its low cost, its relatively high switching speed, and low switching losses.
Power MOSFETs are voltage-controlled devices whose internal disposition slightly
differs from its low-power version, increasing their voltage limits and parasitic resistance
at the same time. In comparison with IGBTs, the required driving circuit to switch them
is simpler and yields lower switching losses. Additionally, their lower switching delays
allows them to reach higher switching frequencies when compared to BJTs or IGBTs.
Lastly, IGBTs are a combination of the BJTs and power MOSFETs that collects the
advantages of both. Thus, it is one of themost used solid-state devices in power applications.
They have better conduction characteristics and larger voltage and current limits than
power MOSFETs but lower dynamics. They are suitable for power applications with lower
switching frequencies (< 20 kHz) but larger power magnitudes.
Power converters
Power converters are the circuits that fulfill the power conditioning objectives of the spe-
cific application they were designed for. They are composed of solid-state devices that
comply with the magnitude limits of the application. Considering that electricity comes
in the form of direct-current (DC) or alternating-current (AC), the topologies of power
converters are usually classified according to the input-output nature, i.e. AC-AC, AC-DC,
DC-AC or DC-DC. Additionally, each of these topologies have particular characteristics
that define their performance, for example, whether they require control actions or not,
bidirectional power flow capability, single or three-phase mode of operation for AC, inter-
leaving capabilities for DC, etc. There are plenty of topologies and new ones are being
released nowadays, short summaries are exposed in [2, 3, 6].
AC-DC Converters:
They subtract power from an AC source to stabilize a DC output voltage. These are very
common converters in low-power applications given the fact that the electrical grid is AC
while most of the consumer electronics are fed with DC voltages. Additionally, many
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power converters for aircraft applications are included in this category, as the energy comes
from the varying-speed turbines. AC to DC operation is also referred as rectifier mode
of operation, and it is common to refer to unidirectional AC-DC power converters as
rectifiers. In this regard, the non-controlled diode-rectifier is the simplest construction,
which is made up from power diodes that allow the AC current to pass through only in a
certain direction, resulting in a positive current delivery. As a consequence, the filtering
stage for it is vital given that the current distortion is high, but it does not require external
controller. Additionally, there is no control on the reactive power flow which can further
increase the considered losses. It is a solution that prioritize compactness and simplicity
over performance.
Nevertheless, there exists solutions that allow certain degree of control, such that SCR-
based rectifiers or power factor correction converters (PFC). These solutions vary in the
used devices and capabilities, but they allow the system to modify the output DC voltage
within a certain range, and handle the reactive power in some cases. It is worth mentioning
that the three-phase voltage source converters (VSCs) are one of the most extended and
used topologies due to its bidirectional power flow and its capability of achieving high
degree of controllability on the system performance.
There is also modular solutions for three-phase applications that consists on combining
three single-phase PFCs serialized with a DC-DC converter each, in such a way that each
chain contributes to a common DC voltage bus. Alternatively, PFC can be achieved by
means of harmonic compensation, which require additional power electronic circuitry to
modify the current waveforms.
DC-AC Converters:
The converters inside this category are also known as inverters, which are capable of
transforming a DC magnitude into an AC one. Due to the requirements for the AC output,
these converters are always controllable and use gate-controlled power switches. The AC
output can be of any phase, magnitude and frequency—within the range of operation of
the converter—which makes them suitable for injecting power from a DC source to the
electrical grid. Indeed, it is very common to use such converters for renewable energy
integration or as grid back-ups when there is shortage of energy production in the electrical
grid. Similarly to AC-DC, the voltage source inverters (VSI) are the most used ones.
It is very common to catalogue the converter modulation approach inside this topology
depending on the type of the AC signal they produce: Square wave, modified square wave
and sine wave. For the square wave and modified square wave outputs, the AC signal is
produced by using square pulses of the same frequency than the desired AC output, being
the filter stage in charge of smoothing out the generated distortion due to this mismatch.
In contrast to the simple square wave approach that uses online positive and negative,
modified square wave uses positive, zero and negative magnitude pulses, improving the
output spectrum quality. Alternatively, thanks to the advancement on power electronics,
the so-called true sine wave inverters are possible, which use a modulation technique to
generate a more accurate AC signal.
DC-DC Converters:
The converters within this topology transform the DC voltage magnitude from one value
to a different one. On the one hand, this kind of converters are used to guarantee a stable
DC-voltage at the output, so they have to handle the variations both in the output power
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demand and the DC input magnitude. On the other hand, there are applications that require
a variable DC output voltage, where the power converter ’chops’ the input DC voltage to a
lower value, and thus they are usually known as choppers. Nevertheless, power switches
are employed to fulfill such purpose [8].
Regarding the classification, they are usually segregated by their capability to output a
larger and/or lower voltage magnitude. Besides, along this capability, providing an isolated
output or not with respect to the input is another factor to consider.
The fundamental non-isolated DC-DC converters are usually composed of one switching
device, one power diode and one or more passive component (inductor or capacitor). Their
performance consists on using the switching device to modify the current flow in such a
way that its interaction with the passive component and the diode over a period of time
modifies the output voltage. Thus, by modifying the time the switch is closed, the output
voltage can be modified accordingly. Typical converters in this category are the buck
converter (lower output), boost convert (larger output) and buck-boost converter (both
options) [9].
Isolated DC-DC converters use an isolation transformer or coupled inductor to generate
an output that is electrically isolated from its input. Similarly to the non-isolated version,
they rely on a switching device that, commuting at high frequencies, allows to transfer
power from one side to another. Again, the interaction of the coupling agent (transformer
or coupled inductor) with the switching of the power device(s) is the factor that modifies
the output voltage. Some fundamental topologies of isolated DC-DC converters are the
flyback converter, the forward converter, the half-bridge converter and the full-bridge
converter [10].
AC-AC Converters:
These kind of converters are required in those applications where the power is extracted
from an AC source and delivered to another AC system with different characteristics. One
flexible way to do so is by using the back-to-back configuration which consists in using
an AC-DC connected to a DC-AC converter through the DC stage, usually referred as the
dc-link, which contains an energy storage element. These converters can be classified
as indirect AC-AC converters with all the properties the involved AC-DC and DC-AC
converters have [11]. Nonetheless, there exists one-stage direct AC-AC converters that do
not require energy storage elements. The most used ones are the cycloconverter and the
matrix converter [12]. The cycloconverters use two controlled rectifiers (composed of SCRs
or other kind of thyristors) to modify the injected current in terminals of the load, whereas
the matrix converters use k× l bidirectional switches, such as two IGBTs in antiparallel
configuration, to connect a k−phase source to a l−phase load. Both configurations do
not require large storing elements, but cycloconverters can only modify the frequency at
the output, while matrix converters can reduce the voltage magnitude and increase the
frequency.
1.2.2 Electrical grid
The most basic scheme of the electrical grid is composed of three elements: production,
transmission-distribution, and consumption. The characteristics of each element are not
unique and they are mainly defined by the scope and context of the actors involved [13].
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Up to the date, the grid has been mainly developed in alternating current (AC) being the
frequency and amplitude magnitude defined by the geographical region it is implemented.
The main reason AC has been selected preferably over DC is due to the fact that stepping
up and down the voltage magnitude is straightforward by means of a transformer. However,
there are some drawbacks, such as additional losses due to parasitic coupling, undesired
electromagnetic emissions, and the appearance of the so-called reactive power. The latter
is caused by the presence of current distortion and a phase-shift between the fundamental
components of the phase voltage and current, which, over a grid period, yields no energy
transmission, but the losses associated to the current still remain.
In terms of structure, it has kept a traditional scheme of a vertical hierarchy in which
energy is transferred from large production centers through transmission lines, and then
adapted to be distributed among the consumers. Given that the energy production must
match the energy consumption, it is necessary to monitor this condition, and thus the more
centralized the grid, the easier to control. However, the introduction of distributed energy
generation, specially due to renewable energy, and the intermittent consumers have pushed
the industry to look for solutions to stabilize the grid conditions [14]. In this regard, load
forecasting models, reactive power compensators, flexible AC transmission systems, etc.
have been proposed to provide some means to correct deviations in the desired frequency
and voltage amplitude [15–17].
Nonetheless, the principle of using high-voltage lines for large transmission kept un-
changed. This is due to the fact that conduction losses are proportional to Irms, being
Irms the root mean square (RMS) of the current that is transferred. Considering that a
transmitted power (p) that is kept constant in a single line is defined by:
p= VrmsIrms, (1.1)
where Vrms is the RMS voltage of the grid. The larger the Vrms, the lower the needed Irms
to transfer the same active power, and thus the lower the losses. For this, the common
scheme is to step-up the voltage before reaching the transmission line, and consequently
the losses are reduced in the transportation process.
Despite the fact that this process is easily achieved by a transformer thanks to the nature
of AC, the transformers are bulky, expensive and generate additional losses, although
they are largely compensated by the avoided losses involved in the transportation. For
this, it is a fact that AC transmission lines have to be operated at high voltages (HV) and
later stepped down to distribution and consumer levels. At this point, the question about
why generating power at low voltages when they are later required to be increased arises.
Indeed, the generation is usually in the low-voltage side due to the limitations of energy
generation drives and power semiconductors, where the elements involved cannot stand
such a high voltage.
For those cases of large power generation plants, such as nuclear, thermal or hydroelec-
tric, using the transformer seems the most straightforward solution as the generation is
very concentrated [18]. However, for distributed generation where lower power sources
are geographically spread, using a transformer for each node or gathering all lines into
one transformer are economically infeasible solutions. In this context, the concept of
multilevel converter arises as a solution that extends the voltage limits of the converter
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Figure 1.2 Scheme of grid-connected two-level voltage source converter (AC-DC con-
verter).
beyond those of the power devices within it. With this, the necessity of a transformer
might be avoided (or replaced by a smaller and cheaper one), and some drives or power
sources can be directly connected to higher voltage lines [19–22]. The multilevel converter
topology will be explained later in more detail.
Furthermore, there is a new trend towards using high-voltage direct-current lines
(HVDC) [23] that keep the advantages of reduced conduction losses, while adding faster
dynamics, no electromagnetic emissions, no reactive power and no parasitic capacitance.
However, the stepping up and down is not so easily achieved and further research is still
being conducted with HVDC lines.
1.2.3 Power converter control
Considering the previous definition, power converters can be seen as autonomous systems,
whose performance is defined by the control strategy and the fixed objectives [24]. Note
that the control of power converters is a challenging task given that most of the variables
that define the system performance are natural and continuous, e.g. currents and voltages,
while the control variables are discrete, i.e. the gating signals of the power devices. Besides,
some non-controlled semiconductor devices, such as the power diode, does not behave
linearly and thus, the modelling of systems that include them is more difficult.
Nevertheless, a common strategy is to use a continuous controller in a closed-loop
control where the control signals are transformed from continuous to discrete by means of
a modulator, that is, the stage in charge of switching the semiconductor devices according
to the control input signals. In this line, for AC-DC converters where the DC voltage
magnitude has to be regulated as well as the AC currents, and given that there exists a
relation between them, it is common to employ a cascaded control strategy, where one
slow-dynamic loop is serialized with the fast-dynamic loop. Nevertheless, there exists
some control approaches that do not follow this scheme, skip the modulation stage, or
define a control that does not require a cascaded configuration. Given that this work
focuses on grid-connected power converters, the fully controllable AC-DC converter with
rectifier capabilities depicted in Fig. 1.2 will be considered for the remaining of this section.
Control objectives
The control objectives depend on the application for which the converter under control will
be used. Nevertheless, there exists some common objectives commonly accepted [25]:
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1. To reduce losses: there are conducting and switching losses. The first ones are
inherent to the resistive elements within the system and they are proportional to the
square of the current magnitude. The second ones are caused by the switching of
the semiconductor devices, as there is an associated energy (EON, EOFF) for each
switching action. The first ones can be reduced by limiting as much as possible the
AC current magnitudes—by reducing the harmonic content or reactive power—,
and the second one must be tackled from the modulator by avoiding unnecessary
commutations.
2. Minimal low-order harmonic content or reduced distortion: Not only this objective
assist on the achievement of the previous objective, but it is also required for grid-
connected power converters to attain to the harmonic grid code limits in the AC
side. Additionally, some power converter applications aim for reducing the harmonic
content in the existing phase currents or DC voltagemagnitude, and thus this objective
becomes critical. In grid-connected applications, this objective can be applied for
both the AC current magnitude or the voltage magnitude at the DC side.
3. Reduced ripple: Due to the modulator stage, there is an inherent ripple around the
switching frequency and its multiples. This frequency is usually much larger than
the fundamental AC frequency (more than 20 times larger), and thus passive filters
attenuate its component. Nevertheless, any contribution to the reduction of this
ripple would assist on reducing the losses, reducing the required size of the passive
components, etc.
4. Fast response: Grid-connected power converter applications must response quickly
when a sudden change in the power flow is given, otherwise they might fail on
sustaining the energy supply.
5. Zero steady-state error: For some control problems, achieving this is not a straight-
forward objective whatsoever. Indeed, some linear controllers can be used to achieve
sinusoidal currents, but they do not match the desired current amplitude or phase,
and thus they do not achieve zero steady-state error.
Notice that, there are some objectives that can contradict each other, such as reduced ripple
and to minimize switching losses, therefore there is a trade-off in the fulfillment of some
of these objectives.
Control strategies
When a modulator is used, the classical continuous controllers can be implemented in
such a way that they track the averaged values of the system variables (generally current or
voltage magnitudes), providing an averaged control signal u. Afterwards, the modulator is
used to implement this control signal into the converter, that is, converting the continuous
control signal u into a discrete one y. For this, the control signal should be mathematically
adapted according to the system dynamic in such a way that the resulting signal is bounded
within the region [0,1]. This variable, which is the so-called duty ratio d, is modulated
by having the discrete output signal y equal to 1 an averaged time equal to d, and 0 the
remaining time. The period over which this signal is averaged is known as the switching
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period Ts—inverse of the switching frequency fs—. In this way, the duty ratio d expresses
the amount of time within a switching period Ts that the discrete output signal y is equal
to 1. This scheme is also known as pulse-width modulation (PWM) where d represents
the width of the pulse that is generated every switching period. For example, using a
non-symmetrical pulse generation:
every t ∈ [0,Ts] :
{
y = 1 for t < TON = dTs
y = 0 for t≥ TON
. (1.2)
Consequently, except for those boundary cases of d= 0,1, there will be two commu-
tations per phase every period Ts, which generates a ripple in the modulated system
magnitude, fundamentally concentrated around fs or its multiples. There exists plenty of
modulation schemes that will be explained later.
There is another set of control strategies that does not use this common scheme of
continuous controller plus a modulator. Instead, they compute the discrete signals straight-
forwardly, that is, considering all possible combinations of the outputs. In this regard,
it is worth mentioning that a standard three-phase two-level AC-DC converter with six
power devices has 23 = 8 possible combinations—two positions for each phase—as there
are forbidden positions that does not add up to these set of choices. Consequently, the
used control scheme can take advantage of this knowledge to select the more appropriate
control input according to the dynamic model of the system. In this regard, faster dynamic
response are achieved but the computational burden is increased. Additionally and in
comparison with modulator-based solutions, a more spread harmonic spectrum is seen
with these strategies—note that the modulator allows the discrete control signal to switch
within Ts, while this strategy fixes the output signal for the whole period Ts, and thus the
spectrum is not expected to be concentrated.
Alternatively, and as a combination of the strategies above, there are some ones that
explicitly model the modulator inside their formulation. To achieve this, instead of selecting
the discrete control signal, they determine when every power device has to commute
by means of the models of the system. The modulator formulation to obtain the same
performance than (1.2) would be
every t ∈ [0,Ts] :
{
y = y0 for t < T1 = u ∈ [0,Ts]
y = y0 for T1 = u≤ t≤ Ts
(1.3)
where y0 = 0,1 stands for the binary value of the output at the beginning of the period,
and ȳ0 for the opposite value. In this case, the control signal u is still continuous with
range u ∈ [0,Ts], the output remains discrete, while fast dynamics are achieved thanks to
the knowledge of the model and the output spectrum is concentrated around the switching
frequency and its multiples, similarly to those modulator-based strategies.
Despite the benefits of the strategies that do not require a modulator, the easiness of
implementation and satisfactory results obtained when using modulator-based control
strategies makes them the more widely accepted solution. Consequently, this work is more
focused on modulation algorithms that use a modulation stage, although some additional
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contributions that do not belong to that category are included.
Common control strategy
Most of the literature in power converter control are devoted to modulator-based solutions
as they allow the use of continuous controllers, whose theory is well established in control
engineering. In this regard, the commonly used control scheme is known as linear feedback
controller, shown in Fig. 1.3, which implements a controller C(s) whose input is the
tracking error e and whose output is the input of the modulator d. The tracking error is
computed from a reference var∗, that is given externally, and the measured magnitude
(var). The modulator input is the continuous control signal d and its output is the discrete
gating signals y of the power devices of the converter. Note that the measuring and
modulator stages take part in this closed-loop system and they have an impact in its
dynamic performance. In digital systems, the measuring is achieved by means of an analog
to digital converter (ADC) that samples the magnitude at a given sampling frequency
Fsamp [26] and holds it for the remaining of the period Tsamp, which is modelled as a
sample and hold (S&H) delay. Similarly, modulators receive a sampled value of d that is
updated at the switching frequency fs—which is equivalent to introducing a zero-order
hold (ZOH) between d and the modulator input—, and the output is generated within its
corresponding period Ts. Both cases introduce delays in the closed loop scheme, and
some authors [27] model them as a single first-order transfer function with a gainKMod







where KMod is the scaling magnitude between the continuous control signal d and the
averaged value of the discrete signal y. Nevertheless, in the control design process, it is
usually assumed that the fundamental frequency of the variable under control (var) is low
enough compared to the time constant of (1.4), and thus, the closed-loop performance is
barely affected.
Modulation approaches
Focusing on fully controllable two-level grid-connected VSC converters, there are several
methods that achieve proper modulation. The aim of the modulator is to resemble the
continuous input signal, which is usually sinusoidal composed primarily of a fundamental
component and, in some cases, some low-order harmonics. Thus it is desired that the
frequency spectrum of the output matches these components.
PWM generates a quadratic pattern, i.e. a discrete signal y = 0,1, where the width of
the square pulse is determined by the continuous input signal, i.e. the duty ratio d ∈ [0,1].
Recalling (1.2), by using large switching frequencies fs in comparison with the frequencies
that are desired to be modulated, the modulation objective can be properly achieved. As a
result, the output spectrum matches the input one but for the addition of some components
around the switching frequency (see Fig. 1.4) and its multiples. This is of great interest
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Figure 1.3 Scheme of a common linear feedback controller used for power converter
control.
Figure 1.4 Example of a PWM generated with a pure sinusoidal signal of 50 Hz as input,
with a switching frequency of 5000 Hz.
for VSC as the PWM pulses can represent at which point one phase is connected to the
dc-link, that is, for a considered phase i= a,b,c
viN =
{
vdc/2 if y = 1
−vdc/2 if y = 0
, (1.5)
where viN is the voltage drop between phase i and dc-link neutral point N (see Fig 1.2).
In this way, any continuous signal vi(t) whose range lies within [−vdc/2,vdc/2] can be
represented through this method. It is worth mentioning that there is a parameter called
modulation indexmi ∈ [0,1] for every phase i that represents the dc-link voltage utilization
1.2 Background and current state-of-art of grid-connected VSC 15
as:
mi = max(vi(t))/(vdc/2) (1.6)
where ‘max’ stands for the function that gives the maximum value over time. Then, having
a modulation index larger than 1 means that the continuous signal is out of boundaries
and the modulator will not be able resemble the input’s spectrum. Nevertheless, many
efforts have been put to extend the dc-link voltage utilization beyond unitary modulation
index. A well-known solution for three-phase converters is the injection of a third-order
harmonic [28] into the continuous signal, reducing the maximum value of the fundamental
component, and taking advantage that third-order harmonic are neglected in the output
spectrum of three-phase systems.
The methodology used to generate square pulses from the continuous signal is not
unique. In this regard, two methodologies that uses PWM stands out in the literature:
Carrier-based PWM and space-vector modulation (SVM) PWM.
Carrier-based PWM
This type of PWM uses carrier signals to generate the switching signals by means of
simple comparison. The carrier is a periodic signal whose period matches the switching
frequency one (Ts), and it is usually sawtooth or triangular shaped. The carrier also has
the same practical bounds than the modulation’s input. Then, if the result of the previous
stage is outside these bounds the system is overmodulating.
For single-phase full-bridge systems (see Fig. 1.5a), which have 4 switching devices,
there are two types of modulation: Bipolar and unipolar modulation. The difference in their
implementation lies in whether they use one or two modulation signals to control the four
devices. Note that two gating signals Sa1 and Sb1 are complementary to their counterpart
Sa1 and Sb1 respectively. Therefore, the strategy followed by the bipolar modulation is to
make Sb1 = Sa1 by using only one comparison. Consequently, the output vab—measured
from point a to point b—is a square pulse that can be equal either to−vdc or vdc, while the
effective switching frequency is fs. Alternatively, the unipolar modulation uses another
modulation signal, which is equal to the input signal but 180◦-shifted, to command
Sb1. Consequently, the square pulse can be equal either to −vdc, 0 or vdc, and thus the
switching pulses are generated in such a way that the effective frequency of the output
is doubled, while still keeping the same input-output harmonic resemblance than the
bipolar modulation. With this approach, whenever the modulation signal is bigger than 0,
vab(t) = {0,vdc}, otherwise, vab(t) = {−vdc,0}.
A single-phase half-bridge AC-DC converter cannot use unipolar modulation as there
is only one control signal. In these converters with only one phase arm, the AC negative
side has to be connected to the dc-link mid-point (point N in Fig. 1.2), generating square
pulses that go from −vdc/2 to vdc/2.
For three-phase two-level VSC (see Fig. 1.5b), a similar scheme of the bipolar modu-
lation is implemented for each phase, but for the use of a three-phase set of modulating
signals. Therefore, one common carrier is used while every phase has its own modulating
signal, which are equal but 120º-shifted in balanced systems. In this way, the output
voltage vin of each phase, measured from point i= a,b,c to the negative of the dc-link side
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Figure 1.5 a) Single-phase full bridge AC-DC converter; b) Three-phase AC-DC VSC.
n, is a square wave that goes from 0 to vdc. Due to this and that the modulating signals in
three-phase systems are usually 120◦-shifted between phases, the output voltages vi1i2 ,
measured from phase i1 = a,b,c to phase i2 = a,b,c, goes from 0 to vdc whenever the
modulating signal of phase i1 is bigger than the one of phase i2, and goes from −vdc to 0
otherwise.
There exists other types of carrier-based modulations schemes for multilevel converters
that use several carriers. These modulations will be presented later in the multilevel
converter section.
Space vector modulation in three-phase VSC
Instead of considering three separated modulation signals (one per phase), a cartesian
vector is used. In this regard, the original signals to bemodulated (vi for phase i= a,b,c) are
represented as a three dimensional vector whose coordinates are known as abc coordinates.
However, in a three-phase three-wire system, the common component can be neglected as
its effect on AC magnitudes is suppressed, and thus a three-dimension to two-dimension
transformation is used. The common transformation that isolates the common component


















vαβ = Tabc→αβvabc (1.8)
Thanks to this, a two-dimension vector in the so-called αβ coordinates is obtained, which
can be represented in a plane. With this, the common component lies perpendicular
to this plane in the so-called γ component. Three-phase two-level VSC has 8 possible
combinations of the switches—three binary signals {Sa1 , Sb1, Sc1} = 0,1 yields 23 = 8
possibilities—and thus, 8 switching vectors represent the modulation region—referred as
switching vectors Sa1 ,Sb1,Sc1. Note that these combinations of switches can be positioned
in a cube whose axes are abc as shown in Fig. 1.6. The αβ transformation projects these
axes in the αβ plane in such a way that the common component (a=b=c) is no longer
considered. In this way, any abc vector can be represented within this plane neglecting
the common component. As a consequence, the switching vectors 000 and 111 appear in
the same position, which exhibits that both positions have the same effect on the system
performance.
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Following with the modulation approach, the two-dimensional vector is located inside
the modulation region inαβ, which turns out to be an hexagon, where all possible switching
states are represented. Then, the easiest solution, is to consider the three closest switching
states, which are weighted in such a way that the resultant linear combination matches the
input vector. This procedure is carried out every switching time (Ts), and the selected
switching states are sequenced according to this linear combination in such a way that the
average value of the output voltage over Ts equals the input one.
Figure 1.6 Three-dimensional representation of the αβ transformation from abc coordi-
nates, and corresponding space vector hexagon with one vector in the first
sextant as example.
Figure 1.6 depicts the αβ plane and its relation with the abc coordinates, along with
the space vector hexagon. As an example, in Fig. 1.6, a vector xαβ is located inside the
hexagon and the switching vectors (100), (110) and (000/111) are linearly combined to
represent it. For this, the duty ratios of each switching vector—d1 for vector (100), d2
for vector (110), and d3 for either vector (000) or (111)—must be computed such the









d1 +d2 +d3 = 1, (1.10)
where xαβ is the normalized vector of the desired output voltage transformed into the αβ
reference frame, i.e. xαβ := vαβ/vdc from (1.8)—note that the desired output voltage vi
is the output of the controller. This normalization comes from considering that signal
Si1 = 1 generates an output viN = vdc/2, and viN =−vdc/2 otherwise (see Fig. 1.2 and
Eq. (1.5)). In this way, the output voltage vector can be normalized by dividing it by vdc,
so the duty ratio is directly related to this value. Equation (1.9) guarantees the proper
vector modulation, and (1.10) comes from the definition of duty ratio. With this procedure,
any vector that lies inside the hexagon can be represented while fulfilling the previous
constraints.
There is an inherent degree of freedom in this procedure once the switching vectors are
selected and its corresponding duty ratios are computed, that is the time-sequencing of such
vectors. Usually they are sequenced in time following a clockwise or counter-clockwise
scheme in the αβ plane, but some applications present different approaches to achieve
additional objectives [29, 30].
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This scheme of SVM can be further extended for converters with more switching states
following the same principle. For those cases, the hexagon should include more regions
and switching states such that all feasible switching combinations are covered. Addition-
ally, given the increased complexity of these extended converters, the vector selection is
not restricted to the three-nearest ones, but any linear combination can be considered as
long as the output voltage vector is properly modulated and the sum of all corresponding
duty ratios is equal to 1.
Optimal PWM schemes
There is also a modulator category called optimal PWM schemes, where the switching
pattern is computed beforehand using a set of trigonometrical equations. These techniques
decide the number of commutations m considered per period, that is the number of
instants where the switching devices must commute, and solves a system withm equations
such those instants are determined. These strategies are commonly used for high-power
applications where low number of commutations are desired due to the large switching
losses they may have. In this regard, the larger them, the more control over the output
voltage harmonic spectrum. The most common modulation is the selective harmonic
elimination PWM (SHE-PWM), where the switching instants (referred as switching angle
over the grid period αm) are computed such that the main component has a desired
amplitude, and m− 1 harmonics are removed. Alternatively, other objectives can be
sought, such as grid compliance with the selective harmonic minimization (SHM-PWM)
method, or overall reduction of the total harmonic distortion with optimal pulse patterns
(OPP-PWM). They all use the Fourier decomposition of the periodical waveform to set the
system of equations, while the αm variables are obtained through numerical methods—for
low values of m—or optimization algorithms such as linear programming or particle
swarm optimization—for larger values ofm.
1.2.4 Typical controllers for grid-connected power converters
This subsection is devoted to present some of the most typical controllers used for power
converters—being most of them linear—, their usual control objectives and how they are
implemented. As it was stated previously, it is necessary to use a modulator for these
approaches as an interface between the continuous output of the controller and the discrete
switching input signals of the power converter. As it is shown in Fig. 1.3, it is common to
implement a linear feedback controller scheme [31], where a system variable reference
var∗ is tracked. For this, the controller inputs the tracking error e and outputs the desired
average value of the system output—usually expressed as a normalized value that is related
to the duty ratio d. This value is later introduced into the modulator to generate the
switching pulses of the system. However, there exists some sources of error represented
as disturbances in Fig. 1.7a). In this regard, the disturbances are shown as, on the one
hand, ṽar to represent possible noise that can appear during the measuring process, and,
on the other hand, ỹ to represent the modifications caused by the hardware and software
implementations (quantization errors, delays, hardware constrains, etc.). To analyze such
effects from the control perspective, Fig. 1.7b) is shown, where the system is replaced by
its model G(s) and the different input-output relationship can be obtained.
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Figure 1.7 Scheme of the common linear feedback controller with the sources of error rep-
resented as external disturbances. (a) Scheme with modulator, power converter,
measuring and sources of disturbances; (b) Generic scheme using the system
model G(s).
In this figure, the measured system variable to regulate is v, whose reference value is
v∗, and tracking error v̂; the control input is ū; the control signal that inputs the system
is u, and the system output variable is v̄. The disturbances generated in the control and
modulation stages, such as those related to the implementation procedure, are denoted as
ũ; whereas the disturbances generated in the measuring process or due to modelling errors
are denoted as ṽ. Consequently, the following transfer functions can be obtained:
v(s) = T (s)v∗(s) +Du(s)ũ(s) +Dv(s)ṽ(s), (1.11)
where T (s) is the tracking transfer function,Du(s) is the transfer function for disturbances
in u, andDv(s) is the transfer function for disturbances in v. Considering the closed-loop
of Fig. 1.7, the transfer functions can be expressed in terms of the controller C(s) and the













These equations exhibit that the controller design determines not only the tracking response,
but also the disturbance rejection. For those cases where a modulator is being used, it is
worth mentioning that the controller bandwidth is usually much lower than the switching
frequency (fs) of the system. The reason is twofold: the modulator introduces additional
components in the output spectrum around the switching frequency or its multiples, which
could affect the response in the closed-loop dynamic if any of these components lies
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within the controller bandwidth; and indirectly due to the fact that digital systems usually
synchronize the system execution and sampling with the switching frequency of the PWM,
therefore it is desired to have relatively high values of fs.
In the following, the most seen linear controllers used in the literature will be presented:
the proportional-integral (PI) controller and the proportional-resonant (PR) controller.
PI Controller
It is one of the most used controllers in control engineering due to its simplicity and good








which is the addition of a proportional part of the input and its computed integral over time.
TermsKp andKi are the controller parameters whose tuning is explained more in detail
in subsection 1.2.4. This controller response is well suited for DC or constant magnitudes
due to its high gain at low frequencies, while having the proportional gain to handle the
transitory. The Bode diagrams of such controller for Kp = 1 and Ki = 1,10,100 are
shown in Fig. 1.8. Nevertheless, the limited response of this controller to AC magnitudes,
which are very common in grid-connected systems, requires to translate the controller
signals from sinusoidal to constant values. For this, the system variables are expressed
in the dq reference frame—which stands for direct-quadrature—also called synchronous
reference frame. This reference frame rotates at the same frequency than the considered
ACmagnitude, and thus the magnitude expressed in these axes appears as a DC component.
Then, the controller output can be translated back to the stationary reference frame. By
including this change of reference frame, the PI controller can be used to compensate
certain AC magnitudes. The dq vector is obtained as follows






















where θ is the rotation angle of the AC magnitude.
As it was mentioned in the SVM for three-phase VSC section, it is common to express
the three-phase magnitudes in αβ following the transformation given in (1.7). Considering
that the αβ components are orthogonal, its transformation to the dq reference frame can
be performed by just using the rotation matrix Lrot(θ):






where xdq is the two-component vector expressed in the synchronous reference frame, and
θ is the angle of the AC magnitude that synchronizes the dq axes.
1.2 Background and current state-of-art of grid-connected VSC 21
Figure 1.8 (Left) Bode plot of PI Controller with Kp = 1 for different values of Ki =
10,100,1. (Right) Bode plot of ideal PR Controller withKp = 1 for different
values ofKr = 102,103,10.
In any case, the obtainment of such an angle can be performed by means of the applica-
tion of a phase-locked loop to the grid voltage measurements. The following paragraph
describes its most basic implementation.
Phase-locked loop (PLL)
To obtain the value of θ = ωgt used in (1.16) and (1.17) a phase-locked loop (PLL)
scheme is used, which basically tracks the phase angle of the voltage measurements. The
basic scheme usually comprises a phase detector (PhDet), a low pass filter (LPF) and a
voltage controlled oscillator (VCO) [32]. The phase detector measures the phase difference
between the PLL input and output, the low-pass frequency rejects the high-frequency
components of this difference, and the VCO generates the output signal based on the
filtered difference. The most basic configuration of synchronous reference frame PLL
uses the Tabc→dq transformation that outputs the q component as the PhDet, a PI filter as
the LPF, and an integrator as the VCO which outputs the grid angle θ that feedbacks the
PhDet. This scheme is shown in Fig. 1.9.
Figure 1.9 Basic scheme of a PLL for grid synchronization.
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Resonant controller
Considering the problematic given by the PI controller for AC magnitudes, an alternative
to use the PI and the dq reference frame is to modify the integral action of the PI controller
in such a way that it acts as a resonator for a specific frequency ωr. With this, infinite gain
in the controller response at ωr is achieved. This stage is known as resonant controller





where Kr and ωr are the new control parameters for the resonant part. This controller
expression comes from the expression of a PI controller in synchronous reference frame
translated to the stationary one. For this, the following expression shows the relation when




(C(s+ jω) +C(s− jω)) . (1.19)
where the frequency is shifted ±jω in the s domain. Indeed, a proportional-resonant con-
troller tuned at ω in stationary frame is equivalent of two proportional-integral controllers


























However, infinite gain for AC magnitudes could yield instability issues in the closed-loop
scheme. Besides, any possible mismatch between the grid fundamental frequency with
the established ωr could make the resonant part to not properly track the AC component.
For this, the non-ideal PR is used instead, where a non-ideal integrator—previous to be
shifted in frequency—is used: 1/s→ 1/(1 +s/ωc) [34]. Therefore, when this integrator
is shifted a frequency ωr and combined with the proportional part, the following transfer







where ωc is the cut-off frequency of the low-pass filter used for the non-ideal integra-
tor, that is chosen to be ωc  ωr. As a result, the bandwidth of the resonant part is
widened,—the larger the value of ωc, the wider the bandwidth—in spite of its magni-
tude response being more limited, but it is large enough to track the ACmagnitude properly.
Frequency-locked loop (FLL)
In a similar way that the grid angle θ is required for the synchronous reference frame, the
PR controller in stationary frame requires the knowledge of the grid frequency ωg . This can
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be achieved by means of a frequency-locked loop (FLL) which extracts the grid frequency
from the grid voltage measurements. There are several FLL schemes. However, the FLL
based on the second-order generalized integrator (SOGI) is one of the most accepted
ones as it can be used in single-phase systems [35]. The SOGI performs as a band-pass
filter withK as its gain and two outputs: one output (v′g) has zero dB magnitude and no
phase-shift for a specific resonant frequency, whereas the second one (qv′g) achieves the
same attenuation for the same frequency component but delayed 90◦—which is referred
as the quadrature output. Consequently, using the measured grid voltage vgα as input, its
filtered component at ωg and its 90◦-shifted version v′gβ are obtained. The FLL scheme is
integrated along the SOGI diagram as shown in Fig. 1.10, where a simple auto-tune block
with gain γ is implemented to obtain the resonant frequency of the SOGI-QSG, which
matches the grid frequency one (ωg).
Figure 1.10 Basic scheme of a SOGI-QSG-based FLL for grid frequency obtention.
Cascaded configuration
This subsection is devoted to present one of the most typical control schemes of three-phase
grid-connected VSC. This scheme is the cascaded-control loop shown in Fig. 1.11 where
an outer control (OC) loop outputs the references for the inner control (IC) loop [36]. The
principle that allows this is the difference between the dynamic responses, as the outer loop
control bandwidth is much smaller than the inner loop control one, and thus it allows both
controller to track their respective references without interfering in each other’s response.
As shown in Fig. 1.11, the outer control loop computes the current references—whether
in αβ or in dq reference frame—for the inner control loop, which implements a current
controller to track them. The outer control loop can be designed to track the active and
reactive power p and q, given their respective references (p∗,q∗) (Block 1). Alternatively,
the active power reference p∗ can be regulated using a PI controller to make vdc to track
its reference v∗dc (Block 2). In the latter case, the current references can be computed from
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where the instantaneous active and reactive power and their references are denoted as
p,q,p∗,q∗, respectively. The current references inputs the inner control loop that is carried
out either in synchronous reference frame such that idq→ i∗dq (Block 3) or in stationary
reference frame iαβ→ i∗αβ (Block 4). In the first case, a PI controller is used together with
a decoupling term wgL as it will be explained later. In the second case, the PR controller
is used as long as the resonant frequency is tuned at the grid-frequency ωg . In any case,
the outputs are transformed back to the abc reference frame and a feedforward term of the
grid voltages vgabc is added (Block 5) as it will be explained later. Note that the reference
frame transformation step inherits one degree of freedom, that is the one associated to the
homopolar component, as it involves an R2 to R3 transformation. The resulting variables
vabc are the desired output voltages to modulate, which are normalized using the dc-link
voltage vdc and are input into the modulator such that the switching signals Sa1 ,Sb1,Sc1 are
generated.
It is common to use the outer control loop to compute the current references in such a
way that the the dc-link voltage and the reactive power reference are properly tracked, i.e.
vdc→ v∗dc and q→ q∗. In the following, the dc-link voltage and AC current models along
their typical controllers are exposed.
dc-link voltage controller
As it is shown in Fig. 1.11, one way to compute the active power reference p∗ is by
regulating the dc-link voltage towards its reference. This is the case for AC/DC or DC/AC
converters that use a capacitor as the DC storing element in the converter, whose voltage
can be regulated adjusting the active power flow. In this regard, any mismatch in the
subtracted AC and DC active power would necessarily affect the dc-link voltage value.
For example, when the power flow that inputs the converter from the AC side is larger
than the one subtracted from the DC side, the dc-link voltage increases. Therefore, the
dc-link voltage steady-state condition is reached when the AC and DC power flows match.
In order to model the dc-link voltage, it is assumed that the power converter has no losses



















|Ts = iada+ ibdb+ icdc.
Considering that the stored DC energy is equal to Cv2dc/2, the dynamic can be derived in











= vdc(iada+ ibdb+ icdc) = iava+ ibvb+ icvc = p,
(1.23)
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Figure 1.11 Scheme of the typical cascaded control loop used for grid-connected VSC
with CCs at both reference frames, two options for power objectives, and
modulation stage. 1: Outer control loop based on external active and reactive
power reference. 2: Outer control loop based on external reactive power
reference and dc-link voltage regulation. 3: Inner control loop in synchronous
reference frame based on PI controller. 4: Inner control loop in stationary
reference frame based on PR controller. 5: Grid voltage feedforward term.
where vi = divdc was recalled from the normalization step, and the instantaneous active








where vdc can be approximated by the value of Vdc at the desired operating point. Conse-
quently, if it is assumed that the inner control loop would make p→ p∗, variable v2dc would
be regulated towards v∗dc
2 by means of a PI controller whose output is p∗. At the same
time, variable q∗ can be set externally to fulfill other control objectives without affecting
the dc-link voltage.
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The open-loop expression of the outer loop is then given as:




where CPI(s) is the PI controller transfer function, and GICcl(s) is the transfer function of
the closed-loop inner controller that will be derived in the following subsection.
AC current controller
The inner control loop is usually a current controller that determines the required output
of the converter to make ii→ i∗i for i= a,b,c, which is equivalent to make p→ p∗ and
q→ q∗ if the references are properly computed (1.22). As it is shown in Fig. 1.11, the
current references are given externally to the inner control loop so the current controller
has to be designed taking into account the dynamic model of the three-phase currents.





+RLii = vgi−vi , i= a,b,c , (1.26)
where an one-stage L-filter with parasitic resistance RL is considered, variable vgi refers
to the grid voltage of phase i, and vi is the phase i of the converter output. However, the
current controllers are applied either in stationary reference frame αβ or synchronous
reference frame dq, therefore Eq. (1.26) should be transformed first:






















































The decoupling term that appears in Eq. (1.28) comes from the derivative of the rotation





































Therefore, the controller output v∗αβ or v
∗
dq can be defined inspired from both dynam-
ical equations (1.27)–(1.28) by adding the grid voltages as feedforward terms and the



































which inserted into (1.27)–(1.28) results in the following dynamical equations:




































Then, the transfer function Gc(s) that defines the current response can be obtained for
each reference frame and axis as:














where iαβ and idq are the current vectors. Despite the fact that the transfer functions are
equal, the current control loop inputs in the stationary reference frame are AC, whereas
in the synchronous reference frame are DC magnitudes. It is also worth mentioning that,
thanks to the feedforward and decoupling terms, both axis inside each reference frame
share the same dynamics and they are uncoupled—Eq. (1.31)–(1.32) define two transfer
functions each—, and thus they can be analyzed and controlled individually following
the same principle. Considering this, one axis closed-loop behaviour will be studied for
control design.
For the inner control loop, and in contrast to the outer loop, the use of the modulator
may affect the closed-loop dynamic, and thus it should be included in the closed-loop
analysis. To this end, it is assumed that the modulator stage takes some time to implement
the desired output voltage vi, and thus it is represented by a first-order approximation of a




















where CC(s) is the controller transfer function, Tc is the L-filter time constant, and Gd(s)
considers a delay of 1.5 times the sampling time (Ts) [27], which corresponds to the
measuring S&H and modulator implementation delays. Therefore, the closed-loop for the
inner control can be modelled as
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GICcl(s) =
CC(s)Tc
L(1 + 1.5Tss)(1 +Tcs) +CC(s)Tc
(1.34)
At this point, the expected response of the closed-loop varies depending on the consid-
ered reference frame.
For the case of the stationary reference frame, where the current references i∗αβ are
sinusoidal, it is expected to have some controllability degree around the AC frequency,
which is achieved by means of a resonant controller. Indeed, the high gain of the resonant
part at the considered AC frequency guarantees proper tracking of the reference. As an
example, the frequency response of the transfer function of the closed-loop inner control
(1.34), with CPRnon-ideal (1.21) instead of CC(s), is depicted in Fig. 1.12. Note that the PR
controller ideally tuned (Kr =K∗r ), whose tuning process will be explained later, achieves
tracking of the reference around ωg given that it has 0 dB and no phase-shift. Moreover,
to depict the effect of a badly tuned controller, the transfer function with Kr 100 times
larger and smaller thanK∗r are also plotted.
Alternatively, when using synchronous reference frame, the inputs are DC magnitudes
so a PI controller is a valid candidate to track such magnitudes. By replacing CC(s) for
CPI(s) (1.15), the following GICcl(s) is obtained:
GICcl(s) =
(Kps+Ki)Tc
Ls(1 + 1.5Tss)(1 +Tcs) + (Kps+Ki)Tc
, (1.35)
which can be further simplified in the analysis by tuning the integral gain as Ki =
Kp
Tc
such that the integrator time constant matches the system one Tc, which results in:
GICcl(s) =
Kp
Ls(1 + 1.5Tss) +Kp
. (1.36)
Notice that (1.36) is a second-order system whose analysis would yield some tuning
criteria as it will be shown in the next subsection. Similarly to the PR controller, the
closed-loop response of the inner controller when using a PI controller is depicted in





i ·100. As it can be seen, the Bode plot is equal to that of a second-order
system that can handle DC magnitudes with 0 dB and no phase-shift. However, notice that,
forKi =K∗i /100, there is a slight peak in the magnitude close to the natural frequency,
which, for a second-order system, means that an undesired overshoot is expected in the
step response of the system.
Summarizing all the above mentioned, Fig. 1.13 depicts the simplified model in abc
of the cascaded control where the two linear feedback control loops are used: the OC
that computes the power reference p∗ through a PI controller, and the IC that uses a
current controller Cc(s) to regulate the currents. This scheme can be extended to αβ
and dq. However, the effects the PLL or FLL may have on the IC performance can be
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Figure 1.12 Bode diagram of the closed-loop inner control transfer function (1.34) when a
PI and a PR controller is used. VariableK∗i andK∗r refers to the integral and
resonant ideal control parameters, whose tuning is exhibited below. Kp is the
same for both parameters and equal toK∗p . System parameters areR= 0.01Ω,
and L= 2mH.
Figure 1.13 Simplified model of the cascaded configuration with two linear feedback con-
trol loops. Signals ṽabc and ĩabc represents the digital and control disturbances
and the analog disturbances, respectively.
modelled through external input ṽabc(s) that acts as digital and control perturbations. Be-
sides, input ĩabc acts as the analog disturbance, i.e. measurement noises in the grid currents.
Alternatives to PI or PR Controllers for the inner control loop
Instead of designing a controller to regulate the AC currents, the instantaneous powers can
be aimed instead [38]. In it, a model-based term yeqαβ that would set
dp
dt = 0 and
dq
dt = 0
is computed, whereas incremental variables make the instantaneous active and reactive
power tracking error go to zero. The vector expression for this controller is the following




























where γ is a positive constant that acts as an adaptation gain—to compensate for model
errors—, vαβ is the already normalized output of the controller that also includes the
feedforward term of the voltage grids, q and p are the instantaneous reactive and active
powers, q∗ and p∗ are their respective references, and J is the 90◦-degree rotation matrix.
Another current controller that works on stationary reference frame is the so-called
hybrid repetitive controller [39]. It consists of a proportional gain in parallel to a repetitive
scheme, which inputs the current error and a negative feedback plus a negative feedforward
terms. These terms comes from a single delay of half the fundamental period. As a
result, the equivalent transfer function is that of a PR plus infinite resonant terms tuned
for the odds harmonic of the fundamental frequency. In this way, the controller is able to
compensate for all odd harmonics. The transfer function of this controller R(s) is initially































where it can be seen that the first term expresses the negative feedback and forward terms.
The work [39] also proposes some practical modifications to damp the infinite gain similarly
to the non-ideal PR controller, along with a simple low-pass filter to limit the controller
bandwidth.
Tuning of common controllers and digital implementation
The PI and PR controllers are suitable for any grid-connected application, however the re-
sponse entirely depends on the control parameters. For this, the tuning of such parameters
is critical. In the following, some usual procedures for tuning these controllers are shown,
however, other criteria might be used.
AC current controller
Considering the inner loop with the PI controller where the integral gainKi has already
being assigned to compensate for the system dynamic, the second-order system shown in
(1.36) is used. Accordingly,
GICcl =
Kp
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An interesting procedure for second-order system is to make ζ = 1/
√
2—fastest response














With the IC being tuned, a common assumption that is carried out in order to simplify
the frequency analysis of the outer control loop is to simplify the IC closed-loop transfer





where the time constant of the closed-loop system is estimated as 3Ts, and thus the IC
bandwidth is approximated by f ICCbw = 1/(6πTs). For this, the inner control loop has to be
properly tuned as explained above.
For the case of the PR controller, the tuning process should aim to make the open-loop
bandwidth—approximated with the crossover frequency, i.e the frequency that gives 0
dB in magnitude—much smaller than the system one [1/10,1/20] while also achieving
a desired phase margin PM∗bw for that frequency. Firstly,Kp can be derived from (1.33)
assuming that the resonant part has no impact in the magnitude response nor in the phase
around the IC bandwidth,
GICol(jωbw) =Kp
Tc
L(1 + 1.5Tsjωbw)(1 +Tcjωbw)
(1.43)
where ωbw is the bandwidth frequency in rad/s. With this and some approximations, the




















Afterwards, the value ofKp can be obtained tomakeωbw the actual bandwidth frequency—





2 + 1 (1.45)
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Figure 1.14 Bode plot of the IC open-loop of a generic system when no current control is
applied, when a PI controller is applied and when a non-ideal PR controller is
applied.
Lastly, the value ofKr can be obtained by making the minimum desired phase margin
of the open-loop around the resonant frequency (PM∗res) to be within [30,60]◦. Considering
the output phase of PR controllers, the minimum phase margin is given immediately after
the resonant frequency ωr (see Fig. 1.8, where a peak of -90◦ is given on the right hand
side of ωg). Similarly, with non-ideal PR controllers, where the bandwidth is widened by
ωc, the minimum phase is given at ωr +ωc. Therefore, making






would result in a design value forKr. It is worth mentioning that, for non-ideal resonant
controllers, the cut-off frequency ωc for grid-connected converters is recommended to be
selected in the range of 5-15 rad/s [41].
A tuning process example using a Bode plot is shown in Fig. 1.14, where the IC
open-loop Bode plot of a generic system is shown when no current controller (CC) is
implemented. Firstly, the value of ωbw is determined in such a way that PM∗bw is achieved
for that frequency. At this point, it is common to assume that the resonant term would
have no effect on the phase output, despite the fact that the figure shows that the resonant
term adds a slight phase-shift at ωbw. Afterwards, the value ofKp is determined to make
ωbw the crossover frequency of the open loop. Lastly, Kr is designed to achieve PM∗res
in the lowest phase around ωg . Note that this model uses a non-ideal resonant controller.
Additionally, the open-loop Bode plot when a PI is used is also included. In this case,
theKp and ωbw tuning process follows the same procedure, andKi is obtained through
making Ti = Tc as mentioned in (1.42).
dc-link voltage controller
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where Ti is the integral time constant. It is worth mentioning that the value of Ti should
be tuned to be much larger than the IC time constant. Then, the crossover frequency of
GOCol(s) can be designed to be ωco = 1/
√
3TsTi, as the maximum phase margin will be










where the integral time constant Ti has to be tuned in such a way that the controller
bandwidth lies between 1/50 and 1/10 of the one of the inner control loop, i.e ωco ≈
α/(3Ts) with α ∈ [1/10,1/50].
Alternatively, [42] addresses this tuning process from several practical perspectives.
1.2.5 Current controller for unbalanced grid voltage conditions
It is also worth mentioning that the above analysis is based on a balanced three-phase
grid. However an unbalanced three-phase grid voltage may require further considerations
in terms of frequency response of the inner control loop. There are some unbalancing
compensation strategies that inject non-fundamental components in the current references,
and thus, the current controller must be able to track such components.
In this regard, [43] reviews the stationary and synchronous current control reference
frames for these particular conditions of the electrical grid, and presents a theoretical
comparison of the two current controllers explained above and others recently published.
This section will exhibit the characteristics of an unbalanced grid, how it is tackled from
the control perspective of the converter, and some current controllers that are suitable to
work under these grid conditions.
Unbalanced grid voltage conditions
A balanced three-phase grid is composed of three symmetrical sinusoidal voltage compo-
nents with the same amplitude that are 120◦-shifted between each other. In that case, their
expressions are
vga = Vm sin(ωgt) , vgb = Vm sin(ωgt−
2π
3




where Vm is the voltage amplitude, and ωg is the grid frequency in rad/s. However, the
parasitic resistance of the transmission lines, non-linear characteristic of the loads, different
kind of faults, and the unmatched power demand of each phase make a real three-phase
grid to present an unbalanced distribution, that is, the previous assumptions are no longer
true. Some reasons about why it is important to keep a grid balanced are the following:
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• The sensitivity of certain grid-connected equipments that work under a limited range
of voltage and frequency.
• Some topologies of drives are synchronized with the grid frequency, and therefore,
its performance is highly dependant on the state of the grid balance.
• It is common to provide household costumers with single-phase energy, therefore
an unbalance could make one or more phases to fail in the proper supply.
• Additional losses are generated the larger the unbalance is. For example, the common
component, i.e. the component that results from adding the three-phases, is a well-
known source of additional heating for many drives used in the industry.
In fact, the grid code standard defines a certain range of allowed unbalance, out of which,
the supply might be suspended until the source of the unbalance is corrected.
A common approach to model such unbalance is by considering the Fortesque theorem.
It states that any set of N unbalanced phasors—a vector with magnitude and phase—can
be expressed as the sum of N symmetrical sets of balanced phasors, for values of N that
are prime [44]. In this way, any unbalanced three-phase grid voltage can be expressed as
the addition of a set of three balanced positive-sequenced voltages, a set of three balanced















Vn sin(−ωgt+φn)Vn sin(−ωgt+φn+ 2π3 )











where Va,Vb,Vc and φa,φb,φc are the respective individual amplitude and phase of each
phase a,b,c; whereas Vp,Vn,Vz and φp,φn are the respective amplitude and phases of
the balanced phasors in positive, negative and zero sequence. The zero sequence is also
referred as common or homopolar component in the literature. With this representation,
the ideal scenario is where Vn = 0 and Vz = 0, and thus, some approaches attempt to
compensate the presence of the negative and zero component in such a way that only
positive sequence appear in the voltage grid.
It is worth mentioning that, despite the formulation (1.50) that has been given for grid
voltages, a similar decomposition can be applied to any three-phase variables: phase
currents, voltage and current harmonics, etc.
Current reference generation for unbalanced grids
The only way a VSC can modify the grid voltage at the point of common coupling (PCC) is
by interacting with the grid impedance using the injected phase currents. Considering that
the flow of current through an impedance generates a voltage drop, the phase currents can be
modified accordingly to generate a voltage drop that benefits the unbalance compensation
of the grid voltage at the PCC. That is, from the VSC, to inject a certain phase current
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waveform into the grid that interacts with the existing impedance between the VSC and
the PCC in such a way that the voltage drop compensates in some extent the negative and
zero sequence detected at the PCC. Generally, these strategies are implemented in VSCs
working as rectifiers.
Recalling the instantaneous power theory [37], which establishes the relation between
the instantaneous active and reactive power and the grid voltages and currents, the presence
of negative or zero sequence components in the grid affects the power variables as well.
Indeed, a balanced phase currents with unbalanced grid voltages yield fluctuations in the
power flows. Nonetheless, in a three-phase three-wire system there is no presence of zero
sequence as the Kirchhoff’s law has to be fulfilled, i.e. ia+ ib+ ic = 0. Applying the
same sequence decomposition given in (1.50) to the phase currents—using Ip,In,Iz and
σp,σn,σz as the positive, negative and zero sequence amplitude and phase of the currents,




(IpVp cos(φp−σp) + InVn cos(φn−σn)





+ IpVn(ψnp cos(2ωgt) +ϕnp sin(2ωgt))
+ InVp(ψpn cos(2ωgt)−ϕpn sin(2ωgt)) (1.51)
ψpp =cos(φp−σp) ; ψnn = cos(φn−σn) ; ψnp = cos(φn−σp)
ϕnp =sin(φn−σp) ; ψpn = cos(φp−σn) ; ϕpn = sin(φp−σn)
where the zero sequence has been neglected given the explanation above. Note from (1.51)
that the presence of a negative sequence component, whether in the voltages (Vn 6= 0)
or phase currents (In 6= 0), generates oscillations in the active power at twice the grid
frequency. The same conclusion can be applied to the instantaneous reactive power given
that q = v′gaia+v′gbib+v
′
gcic, where v′gi refers to the 90◦-lagged version of vgi [45].
Using (1.51) and its analogue for the reactive power, the current reference generation
stage can be adapted to take the presence of negative sequence in the grid voltage into
account. It is worth mentioning that expression (1.51), applied to q as well, can be
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T idqn + (vgdqn)
T idqp)sin(2ωgt)) (1.53)







Thus, an unbalanced set of references for a three-phase three-wire system in synchronous





, i∗qn . In the following, several strate-
gies that have been developed in the literature to generate these references pursuing different
objectives will be presented.
The easiest approach, commonly carried out in microgrids and transmission networks
where the effect of grid impedances is more noticeable, is known as the droop control [46].
This technique is more focused on compensating voltage unbalances generated due to
grid faults and it only uses positive-sequenced phase currents, i.e. the negative sequence
component references are zero. By modifying the reactive power that flows through the
line, the phase currents interact with the grid impedance, compensating the voltage drop.
This strategy can be formulated as
i∗qp =Kdroop|Vnom−min(Va,Vb,Vc)| · Inom (1.54)
Kdroop ≥ 2,
whereKdroop is a fixed value that acts as a control parameter, min is the minimum function,
and Vnom and Inom are the nominal phase voltage of the grid—the desired value—and the
nominal current of the VSC. Note that iqp is directly related to the reactive power, and
therefore this strategy modifies the reactive power reference to compensate the voltage
unbalance. Despite the fact that this is a common strategy, it does not take into account
the presence of negative sequence components in the grid.
Another approach given in [45] considers an unbalanced input impedance—the impedance
between the PCC and the VSC connection—and unbalanced grid voltage to formulate
the instantaneous active and reactive powers using the so-called unified VSC model. For
this, the expressions of the power oscillations at twice the grid frequency are presented
as a function of the positive and negative sequence components of the grid voltages and
phase currents, and the impedance parameters. This reference also exposes the fact that
the expression that multiplies cos(2ωgt) in p has the same magnitude than the one that
multiplies sin(2ωgt) in q, and similarly occurs with the term that multiplies sin(2ωgt) in
p and the one that multiplies cos(2ωgt) in q (see (1.52)–(1.53)). In the latter case, both
have the same magnitude but opposite signs. Therefore, considering the four degrees of
freedom of the current references, four objectives are established:
• Fulfilling p= p∗.
• Fulfilling q = q∗.
• Cancelling the expression that multiplies cos(2ωgt) in (1.52).
• Cancelling the expression that multiplies sin(2ωgt) in (1.53).





, i∗qn are obtained—set of equations ex-
pressed in (39) in work [45].
This current reference generation method exploits the benefits of defining the current
references with no constraints as both power ripples are suppressed. However, harmonics
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at 3ωg and 5ωg will be present in the grid current references. Consequently, the phase
current references would not only have positive and negative sequence components, but
also harmonics at those frequencies. Additionally, these harmonics have to be properly
tracked by the current controller to fulfill the power oscillation suppression, which is an
additional challenge for the current control design. Nevertheless, [45] proposes the use of
parallel resonant controllers tuned at these frequencies for such purpose.
Alternatively, [47] defines a current reference generation strategy where the main ob-
jective is the voltage support at the PCC, i.e. the reduction of the negative sequence
component in the grid voltage. This reference is based on the proposal given in [48], where
the developed analysis is based on a mainly inductive transmission network, and thus it
is expected that the phase currents interact with the grid inductance to provide voltage
support. In contrast, authors in [47] expand the same analysis by taking into account the
resistive-inductive ratio (R/X) of the network—while high-voltage networks are mainly
inductive (R/X = 0), low-voltage networks are mainly resistive (R/X 0). Nonetheless,
both strategies present two inter-dependant tuning parameters k+ and k− = 1−k+, that
act as weighting factors on which voltage sequence to consider for the current reference




















































where vgαp ,vgβp ,vgαn ,vgβn are the αβ instantaneous grid voltage values for positive
and negative sequences, respectively; whereas R and X are the estimated resistance and
inductance between the VSC and the PCC. In this way, parameters k+ and k− allow the
current reference strategy to tune the amount of negative sequence current injected to the
grid to provide voltage support: k+ = 1 generates balanced phase currents not providing
any voltage support, whereas lower values of k+ increases the negative sequence current
injection that interacts with the network impedance providing grid voltage equalization.
Sect. VII of work [49] presents the current reference expressions for the negative
sequence under different scenarios of grid faults. These expressions are given in the dq
reference frame and they aim to neglect the active power ripple in order to avoid ripples in
the dc-link voltage. Alternatively, [50] defines two simple current reference generation
strategies: the first one aims to provide the desired power with no negative sequence
current, while the second one aims to reduce the active power oscillation by means of
injecting negative sequence current. Similarly, authors in [51] expand this idea by using
a tuning parameterK ∈ [−1,1] that weights between three possible objectives: reactive
power ripple suppression (K =−1), only positive sequence currents (K = 0), and active
power ripple suppression (K = 1). The expressions derived for the current reference
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Note that makingK = 0 is equivalent to the first strategy presented in [50], while making
K = 1 is equivalent to its second strategy.
Similar to the previous method, depending on the aimed objective, [52] tunes the
conductance g and susceptance b for each sequence to determine the current references
from its corresponding grid voltage. That is, the values of g+,g−, b+ and b− are tuned
depending on the pursued objective: active power ripple suppression, reactive power
ripple suppression, or balanced phase currents. Defining the relation between the negative
and positive susceptance and conductance respectively as kg = g−/g+, kb = b−/b+, the






















where it can be seen that a similar expression than the one shown in (1.57) is given. Indeed,
parameters kg and kb can be fixed to pursue the same objectives than the previous strategies:
kg =−1,kb = 1 yields no active power ripple, kg = 1,kb =−1 yields no reactive power
ripple, and kg = 0,kb = 0 yields balanced phase currents. In contrast to [51], there is an
additional degree of freedom given the fact that there are two parameters to be tuned. This
degree of freedom is used in this paper to carry out a current limitation strategy where the
maximum amplitude of the phase currents is managed by clamping both kg and kb during
online operation.
Current controllers for unbalanced grid conditions
Some of the previous strategies that provide voltage support define a nonzero magnitude
for the negative sequence components of the current references (i∗dqn 6= 0). Then, it is
expected that the current controller (CC) can track such magnitude when implemented in
a closed-loop scheme.
For the balanced case, where only positive sequence components of the current ref-
erences are given, two common CCs were previously explained: the PI controller using
synchronous reference frame, and the PR Controller using stationary reference frame.
These controllers are valid to track DC magnitudes, in the case of the PI-based, and AC
magnitudes at a specific frequency, for the PR-based. However, in the case of unbalanced
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grid voltage, the existence of negative sequence components in the current references
requires the frequency response of the CC to offer a high gain at this negative frequency
in order to achieve negative-sequence tracking capabilities.
CCs in synchronous reference frame
In order to implement the PI controller as a CC, the synchronous reference frame
dq is used, where the AC magnitudes at the fundamental frequency are transformed
to DC magnitudes by means of using a rotating reference frame. However, given that
this transformation implies a rotation at the fundamental frequency ωg , any other AC
magnitude with different frequency ω is seen in the synchronous reference frame as an
AC magnitude with frequency ω−ωg . Then, the negative sequence component appears in
the synchronous reference frame as an AC magnitude at 2ωg , and thus the PI controller
alone does not suffice to track this magnitude. In this regard, several CC strategies have
been proposed in the dq reference frame.
Double synchronous reference frame
One approach is to use the concept of double synchronous reference frame where the pos-
itive and negative sequence components are treated separately as DC magnitudes. Firstly,
the measured currents in abc are transformed using two synchronous reference frames:
the positive sequence reference frame rotates counter-clockwise (and thus Tabc→dq(θ)
is applied), whereas the negative sequence reference frame rotates clockwise (and thus
Tabc→dq(−θ) is applied). Afterwards, the 2ωg oscillations that appear in each reference
frame due to the opposite component presence should be eliminated. One way is by means
of a low-pass filter, but it also filters out the reference components that are above the cut-off
frequency and limits the closed-loop control response. Alternatively, notch filters tuned
at 2ωg are an effective way to get rid of this specific frequency. In any case, the phase
currents, initially measured in abc as AC magnitudes, are separated into the positive and
negative sequence components as DC magnitudes in each synchronous reference frame.

















where Filter is the function that represents the used filter. This process is also known
as current decomposition or current sequence separation. Hence, the common strategy
of using a PI controller to regulate the currents can be adopted as both sequences are
DC magnitudes. Consequently, the double synchronous reference frame uses four PI
controllers, two for each component in the positive and negative sequence reference
frames [53]. It is worth mentioning that the requirement of the sequence current separation
stage introduces additional delays and undesired resonances into the closed-loop control.
That is why, some works aimed to implement the same strategy of the double synchronous
reference frame but neglecting the sequence current extraction stage as it will be shown
later in this section.
As an alternative, [53] uses the so-called decoupled dual synchronous reference frame
where the ripples from each component are subtracted by means of low-pass filtering and
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rotating the opposite component magnitude. Thanks to this, the required filter is not placed
in the forward path of the currents, and it is translated as a feedback path to uncouple each
sequence from the opposite. In this way, the dynamic limitation of (1.2.5) is avoided. The





















where LPF refers to the low-pass filter function, and Lrot(θ) refers to the rotation matrix
given in (1.17). Note that the bandwidth of each LPF has to be tuned below the 2ωg ripple
in such a way that only the DC magnitude is extracted. Therefore, the current references
can be properly tracked by means of PI controllers.
Another alternative presented in [51] avoids the sequence current decomposition stage
while still using the two sequence reference frames. However, instead of considering the


















′ are the computed references with the opposite sequence included that
input the CC. This approach skips the sequence current decomposition while still keeping
uncoupled the positive sequence component control from the negative one. Note that this
approach has ideally the same effect at steady-state on the current tracking error ĩdq = i∗dq−
idq than the one presented in (1.60)–(1.61), as LPF(idqp) = i
∗
dqp




fulfilled whenever the current tracking is properly achieved. Consequently, an oscillatory
term (2ωgt) is added to the references. However, the controller is not required to track it,
as it is an oscillation that will appear in the current magnitudes given that the opposite
sequence DC magnitude is properly tracked. Due to this, PI controllers in the double
synchronous reference frame are still good candidates to achieve proper tracking of both
positive and negative sequence components. In [51], the closed-loop behaviour of this
proposal is analyzed in such a way that the maximum possible gains for the PI controllers
are obtained.
Lastly, the CC presented in [54] ignores the current reference of the negative sequence
components, but instead it tries to compensate the dc-link voltage oscillation. For this
purpose, an AC signal with amplitude MAC, phase αAC and frequency 2ωg is added
to the angle of the output voltage vector vdq to be modulated. The amplitude MAC is
computed from the extracted negative sequence components of the currents—using the
1.2 Background and current state-of-art of grid-connected VSC 41
negative synchronous reference frame plus a notch-filter to reject the 2ωg ripples—which
later inputs a PI controller. The term cos(2ωgt+αAC) is computed from the 2ωg ripple
extracted from the positive sequence reference frame by means of another notch filter. It
is later proved that this oscillation in the output angle compensates for the active power
ripple, and thus the dc-link voltage oscillation.
Single synchronous reference frame
Alternatively to using two synchronous reference frames, PI controllers along with
resonant terms can be used to track specific harmonics [33,55] in only one reference frame.
In this regard, the negative sequence component appears in the positive synchronous
reference frame as a magnitude at 2ωg , and therefore a resonant term at this frequency can
be used to achieve tracking capability. Thus, by using (1.62) to integrate both sequence
references into one, the previously presented synchronous scheme with PI controller can












In contrast to [51], this method uses two PI controllers to track the DC magnitudes of i′dqp ,
and two resonant terms to track the AC magnitudes, while using only one synchronous
reference frame. This scheme can be potentially used to track other harmonic references
or to neglect their appearance in the current output. However, it is necessary to consider
that a positive harmonic nωg would appear in the positive synchronous reference frame as
a (n−1)ωg harmonic, while a negative harmonic nωg would appear as a (n+ 1)ωg one.
Given that the typical low-order harmonics, the 5th and 7th ones, are respectively negative
and positive sequences, they appear in the synchronous reference frame as a −6ωg and a
6ωg components. Therefore, two resonant terms are required in order to track/compensate
such components.
Following the scheme of PI+Res in single reference frame for positive and negative








(s2 + 4ω2g)(Kps+Ki) +Krs
s(s2 + 4ω2g)
, (1.65)
which applied to the closed-loop transfer function given in (1.34) yields
GICcl(s) =
((s2 + 4ω2g)(Kps+Ki) +Krs)Tc
L(1 + 1.5Tss)(1 +Tcs)s(s
2 + 4ω2g) + ((s
2 + 4ω2g)(Kps+Ki) +Krs)Tc
.
(1.66)
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Using (1.13), the closed-loop transfer function DICcl(s) results in
DICcl(s) =
s(s2 + 4ω2g)Tc
L(1 + 1.5Tss)(1 +Tcs)s(s
2 + 4ω2g) + ((s
2 + 4ω2g)(Kps+Ki) +Krs)Tc
.
(1.67)
In order to depict the frequency response of such controller, the same control parameters
exhibited in Sect. 1.2.4 are used and the Bode plot of both transfer functions, when
using only a PR controller (Ki = 0) and PI+Res (Ki 6= 0) controller, are depicted in Fig.
1.15. It is shown that GICcl(s) gives 0 dB and 0
◦ at twice the grid frequency (100 Hz)
thanks to the PR controller. However, the integral term is required to guarantee 0 dB for
DC magnitudes. Therefore, under a positive sequence synchronous reference frame, the
integral term tracks the positive sequence component (DC magnitudes) and the resonant
term tracks the negative sequence component (AC magnitudes). Additionally, it is shown
that the PI+Res scheme tend to offer a−∞magnitude for distortions at DC and 2ωg in the
control signal, which validates the disturbance rejection in the grid voltage feedforward
variable used in the inner control loop.
Figure 1.15 Bode diagram of transfer functions shown in (1.66) and (1.67) for Ki = 0
(PR) andKi 6= 0 (PI+PR).
This same work [33] also exhibits that having the PLL—which will provide the angle
ωgt to be used for the transformation to the synchronous frame—fed with the voltage grid
with some casual harmonic content, makes the PI controller to act as a resonant controller
tuned at those frequencies in both positive and negative sequence components. This would
assist in the rejection of the presence of these harmonics in the phase currents.
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CCs in stationary reference frame
Contrary to all the above-mentioned CCs, other works, such as [45], keep the measured
magnitudes in the stationary reference frame αβ and implement PR controllers to track
the AC sequence components that appear in the current references. As it was mentioned
before, a PR controller in stationary frame is equivalent to two PI controllers in positive and
negative synchronous reference frames [34]. Therefore, implementing a PR controller in
αβ tuned at ωg is equivalent to the dual-synchronous reference frame mentioned previously.
That is, a PR controller tuned at ωg in αβ is equivalent to a PI controller in a dq positive
sequence synchronous reference frame and a PI controller in a dq negative sequence
synchronous reference frame. Consequently, a PR controller can track the AC magnitudes
ωg and −ωg simultaneously. Following the proposal given in [45], three resonant terms
are tuned for the fundamental frequency, the 3rd harmonic and the 5th harmonic, resulting



















Substituting CC(s) in the closed-loop transfer function given in (1.34),
GICcl(s) =
Nc(s)Tc







Similarly, the closed-loop transfer function for distortions in the control signal given in













The Bode plot of both transfer functions are depicted in Fig. 1.16 using the same control
parameters exhibited in Sect. 1.2.4. It can be seen thatGICcl(s) properly tracks the current
references at 50, 150 and 250 Hz according to the control design as it gives 0 dB and 0◦ at
those frequencies. Additionally, DICcl tends to −∞ dB and 0
◦ at the same frequencies,
which indicates that the presence of these harmonics in the grid voltage feedforward
variable does not affect the current controller performance.
1.3 Background on multilevel power converters
The above sections are referred to grid-connected two-level converters, where each of the
semiconductor devices have to support the full dc-link voltage when they are switched-off.
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Figure 1.16 Bode diagrams of transfer functions shown in (1.69) and (1.70).
Recalling Fig. 1.2, if Sa1 is switched-on, point a is connected to the positive side of the
dc-link, and thus the switching device governed by Sa1 has to stand the full dc-link voltage.
This fact exhibits an important limitation for two-level converters as the voltage operation
limits of the converter are dictated by the maximum voltage the semiconductor devices
can stand. Considering this, two-level converters are not suitable for direct connection
to some transmission lines, and thus they require a step-up AC/AC stage as an interface.
This is specially deterrent for medium and high-power applications, such as offshore wind
farms or large power drives, where the conducting losses derived from the insertion of
the AC/AC stage considerably decreases the overall system efficiency. Moreover, those
two-level converters that can stand these high voltages induce such large output voltage
pulses that the size of the AC filter required to fulfill the grid code limits opposes the
benefits of a direct connection.
Multilevel converters appear as a solution for the above-mentioned issues by using
several switching devices in series [56]. The main idea is to divide the dc-link voltage
in two or more levels in such a way that every output can be connected to each of these
levels. The obtained benefits are twofold: the output voltage—viN in Fig. 1.2—resembles
more accurately the fundamental signal to be modulated, and the switching devices no
longer have to stand the whole dc-link voltage but the voltage difference between these
levels. The latter allows the use of switching devices with lower voltage limits than that of
the converter operating point, which are usually smaller, cheaper, more efficient and can
manage larger switching frequencies. In summary, the potential advantages of multilevel
converters are
1. Improved output current and voltage distortion.
2. Lower switching losses due to either the lower parasitic capacitance that smaller
switching devices have, or the possibility of reducing the switching frequency while
achieving the same output quality compared to the two-level topology.
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3. Smaller passive filter components due to the reduction in the output distortion and
switching frequency ripple.
4. Lower conducting losses in each switching device due to the reduced parasitic
resistance and forward voltage that smaller switching devices have.
5. Reduced emission of electromagnetic interference.
6. Extension of the voltage limits of the system.
Despite these advantages, some issues arise in multilevel converters that must be tackled
in the control design. The extension in the amount of available levels increases the
complexity of the control as more switching configurations are possible. Additionally, as
there are more than one DC voltage level, these levels do not necessarily remain equal.
It is common that the voltage of each level is hold by a capacitor, and thus its voltage
may change during normal operation if its power flow is not properly managed. This
issue is commonly known as capacitor voltage balance. A common approach is to design
strategies for the command of the switching devices, that is the modulation stage, in such
a way that it takes this issue into account and provides one mean to guarantee the proper
balance of these levels. Alternatively, some approaches aim to integrate the capacitor
voltage balancing in the control stage as another control objective.
In the following, some topologies of multilevel converters will be shown. Then, several
common carrier-based modulations for multilevel converters will be presented, along with
a brief description of alternative modulation approaches.
1.3.1 Multilevel converter topologies
There exists plenty of topologies in the literature that has been reported since the 70s [57],
each of them offering different features. A general classification given in [58] is made by
considering the type of DC source; either they have a single DC source, where the whole
system share the same dc-link, or individual DC sources, where the system is comprised
of one or more cells that have their own dc-link. Some of the most common topologies
are mentioned below.
Diode-clamped converters (DCC)
This topology of power converter incorporates switching devices and power diodes in
such a way that the maximum voltage each semiconductor has to endure is divided by the
number of levels (n−1) [59]. Thus, a five-level DCC reduces the voltage stress of each
device by four in comparison with the two-level version. This topology belongs to the
first category, as the whole converter shares the same dc-link, which has to be divided
into n levels by means of n− 1 serialized capacitors. The principle of this converter
is to have a switching configuration for every phase that connects the output to each of
these dc-link levels. For a n-level DCC, 2(n−1) switching devices with an anti-parallel
diode and 2(n−2) power diodes are required per phase. Whenever a level j is connected
to the output, the phase current flows from or to that level in the dc-link. Therefore, it
will generate an unbalance between the capacitor voltages, as there will be a mismatch
between the power flowing through the capacitors above and below this level j. It is shown
that, under normal operation, were this problem not to be taken into account and using
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the simplest modulation approach—usually the two nearest level in PWM or the three
closest vector in SVM—, the capacitor voltages would tend to diverge, causing an improper
behaviour of the system, or even damaging the semiconductor devices [60]. Accordingly,
taking advantage of the periodic nature of the phase voltages and currents, this issue can
be modelled by measuring the current that inputs every level of the dc-link over a grid
period [61].
The simplest topology inside this category is the well-known neutral point clamped
(NPC) converter [62], which is the three-level version of the DCC. The NPC reduces
the voltage each device has to stand by half in comparison with the two-level version
working under the same dc-link voltage. The reduced complexity of this converter and
its improvements in output distortion and voltage limits have made this converter very
popular in medium-voltage industrial applications. Indeed, simple control laws have been
developed [63] that take advantage of the multilevel nature of NPCs. The scheme of a
three-level NPC configuration for a phase i is shown in the left-hand side of Fig. 1.17,
whereas the five-level DCC configuration is shown in the right-hand side of the same
figure.
Figure 1.17 Scheme of the three-level (left) and five-level (right) DCC for one phase.
Parallel connection of these schemes would build-up a n-phase system.
Despite the fact that three-level topology is broadly used, the topologies with four or
more levels still find some reluctance to be adopted due to the accumulated increment in
complexity and hardware. Nevertheless, there are still some efforts aimed at providing a
simple control law for such configurations [64,65]. This dissertation will present some
contributions for the three- and five-level configurations.
Flying capacitor (FC)
Flying capacitor (FC) topology is relatively new compared to the DCC and, in spite
of not being as typical as NPC, it offers some advantages over it, such as no need for
additional power diodes, or additional degrees of freedom in the switching configuration
selection [66]. The system has one dc-link and the main difference with the DCC is that
the different levels are generated by controlling which capacitors are serialized—which are
referred as flying capacitors. In this way, the resulting output voltage is the combination
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of the dc-link voltage and the capacitor voltages. The three- and five-level schemes of one
phase for a FC converter are shown in Fig. 1.18, where it can be deduced that a n-level
FC converter requires 2(n−1) switching devices with an anti-parallel diode, and n−1
capacitors.
Figure 1.18 Scheme of the three-level (left) and five-level (right) FC converter for one
phase. Parallel connection of these schemes would build-up a n-phase system.
The common approach for this topology is to regulate the capacitor voltages in such
a way that there exist redundant switching configurations, i.e. some switching positions
that achieve the same output voltage but with different current paths. Thus, the capacitor
voltage balance can be achieved by using this redundancy. Additionally, one advantage
of this topology is that it is possible to change the ratio of the capacitor voltages—the
desired capacitor voltage relation—to increase the number of voltage levels sacrificing
some redundancy in order to improve the output voltage distortion [67]. In this case, a
trade-off between output distortion and capacitor voltage balancing is made explicit. Some
works address this lack of redundancy in three-phase, three-wire system by means of
joint redundancy, i.e. by modifying the common component of the three-phase voltages
considering that the currents remain unaffected by it [68].
Using the three-level FC converter shown in Fig. 1.18 as reference guide and taking the
negative side of the dc-link as reference point, having Sa1 = 1 and Sa2 = 0 would output
vi = vdc−vc1, whereas Sa1 = 0 and Sa2 = 1 would output vi = vc1. Thus, if vc1 is kept
around vdc/2, three possible levels are generated, and there are two switching states that
provide the same output voltage but with different current paths, i.e. they are redundant
states. Alternatively, if vc1 is kept around vdc/3, there are four possible levels, but the
balancing task is more difficult to achieve. It is also worth mentioning that the last case
would make the voltage limits that some switching devices have to stand larger than others,
increasing also the complexity of the design stage.
Regarding the voltage balancing, someworks propose active balancing of such converters
by modifying the duty ratios or including some strategies in the modulation scheme, among
others [69]. Active balancing guarantees that each capacitor voltage reaches the desired
value, however additional control loops are required for each considered capacitor. On the
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contrary, passive balancing or natural balancing does not require a voltage sensor for each
capacitor nor additional control loops by guaranteeing that the duty ratios of each level are
evenly distributed [70]. With this, the power flow between different capacitors is naturally
balanced, and the analysis of the system dynamics proves that any external disturbance
would make the system to converge naturally to a balanced situation. Natural balancing is
usually achieved by means of carrier-based modulations.
Cascaded and Modular converters
Cascaded converter refers to those multilevel configurations that are based on a serial
connection of several single-phase converters [71]. In contrast to the previous topologies,
each of these converters has its own dc-link, allowing the cascaded configuration to be seen
as a serialized set of independent power modules. Some of the most obvious advantages
are high modularity and scalability, easy maintenance, replication of control structure
and modulation among power cells, and robust operation due to the possible inclusion of
redundant power cells [72]. In spite of allowing the use of switching devices with much
lower voltage rate, there is an obvious increase in the associated electronic, i.e. gating
drives, optical signals, ADCs, etc., which may compromise the benefits of such converters.
Needless to say that the power cells inside one phase can be of different topologies leading
to hybrid cascaded configurations with some distinctive features of the involved power
cells.
Regarding the redundancy in the output voltage generation, the power cells that have the
same dc-link voltage can be switched indifferently, resulting in a more numerous amount
of redundant switching vectors. In fact, it is common to use sorting algorithms that takes
the DC voltage of each cell into account and indicate which cells should be prioritized
in the connection according to the phase current. Nevertheless, the redundancy in these
systems highly depends on the type of cells that are used. Moreover, there exists the
so-called asymmetric cascaded converters where the power cells do not have the same
dc-link voltage, and thus they can provide more voltage levels. Similarly to the previous
FC topology, the use of asymmetric cascaded converters improves the output distortion
while increases the complexity of the voltage balancing task.
The most typical cascaded converter is the cascaded H-bridge (CHB) converter, which
consists of serialized H-bridge cells per phase, where each cell has its own dc-link—either
an isolated dc-source or a capacitor. Fig. 1.19 (left) depicts a five-level CHB for one phase
i. Given that each H-bridge can output the dc-link voltage positively and negatively, a
n level CHB consists of (n−1)/2 H-bridge cells. In [73] an hybrid cascaded converter
configuration is presented, which uses a single-phase multilevel VSI—usually DCC or FC
topologies—as the dc-link of a H-bridge in such a way that the generated output of the
VSI can be modulated positively and negatively thanks to the action of the H-bridge. This
scheme is depcited in Fig. 1.19(center) for a generic phase i.
Alternatively to the cascaded converter, it is worth mentioning the modular multilevel
converter (MMC) as it has become one of the most studied multilevel topology, specially
for high-voltage direct current (HVDC) transmission systems. It shares the same principle
of the cascaded converter by serializing DC/DC converters with isolated dc-links to provide
either a single- or three-phase multilevel output voltage. In contrast to the CHB, the MMC
is composed of two arms that connect the phase output with the positive and negative side
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Figure 1.19 Scheme of two cascaded and one modular converters for one phase: Cascaded
H-bridge converters (left), Cascaded inverter with an NPC in the dc-link
(center), Modular multilevel converter with half-bridge Submodules (right).
Parallel connection of these schemes would build-up a n-phase system.
of the dc-link respectively, and two buffer inductors that limit the passing current. The most
common module used in MMC is the half-bridge circuit due to its reduced components
and simple control. An scheme of a MMC with half-bridge submodules is shown in Fig.
1.19(right). Alternatively, H-bridge circuits, clamp-double circuits, three-level DCC or
five-level cross-connected circuits are also considered as modules for MMCs [74].
1.3.2 Modulation approaches for multilevel power converters
This subsection shows some of the most common modulation approaches for multilevel
converters, that is, the strategy in charge of commanding the gating of the switching devices.
Recalling the modulation strategies exhibited in Sect. 1.2.3, a similar distribution can be
made into carrier-based PWM, space vector modulation, and optimal PWM schemes.
Carrier-based PWM
Carrier-based PWM for multilevel converters are usually based on using several carriers
in such a way that the comparison of the modulation signals with each carrier commands
the generation of a level, output of a cell or gating of a switching device. Considering the
existence of several carriers, their disposition is very determinant in the performance of
the system. In this regard, two categories are generally considered: Phase-shift modulation
(PS-PWM) and Level-shift modulation (LS-PWM). PS-PWM keeps the same amplitude
of the carriers but shifts each additional carrier a certain angle in such a way that the
switching signal generation are evenly distributed along the switching period. On the
contrary, LS-PWM modifies the amplitude and bias of the carriers such that they are
disposed at different levels covering the whole range of the modulating signal, which
usually goes from −(N −1)/2 to (N −1)/2, being N the number of considered levels,
when it is normalized with respect to vdc/(2N).
Particularly, the angle shift in PS-PWM, when using cascaded converters, depends
on the type of power cells that is used. Assuming that unipolar modulation is used for
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H-bridges—two carriers that are 180◦-shifted command the four switching devices of
each H-bridge—, each set of carriers is shifted 180◦/M , beingM the number of used
H-bridge cells. In contrast, MMCs with half-bridge submodules (SM)—only one carrier
is required per SM—or H-bridge cells with bipolar modulation would shift each carrier
360◦/M . In other words, PS-PWM shifts the carriers “horizontally”. For this, the power
is distributed evenly between power cells as they are switched-on at the same frequency,
which benefits the capacitor voltage balancing of cascaded or flying capacitor converters.
Moreover, thanks to the phase-shift effect, the effective output switching frequency is
N −1 times that of the power cells. The latter is taken into consideration to reduce the
switching frequency of each power cell while keeping the same effective output switching
frequency.
Approach LS-PWM, on the contrary, shifts the carriers “vertically” in such a way that
there are N −1 carriers in a N -level converter, each carrier associated to a level. With
this, the output is set to the level whose corresponding carrier is immediately below the
modulation signal—the lowest level is output in the case all carriers are above. There exist
some variations depending on the phase disposition of the carriers, i.e. the “horizontal”
disposition [24]:
• Phase disposition (PD), where all carriers are in-phase.
• Alternative phase opposite disposition (APOD), where the carriers are alternatively
180◦-shifted.
• Phase opposite disposition (POD), where the upper half carriers are in-phase, and
the lower half are 180◦-shifted.
The differences between these depend on the multilevel system, however PD offers the best
output harmonic distortion, and POD are especially suitable for limiting the circulating
current in MMCs [74].
While PS-PWM is more suited for CHB and FC due to its inherent power flow equaliza-
tion, which in fact assists on the capacitor voltage balance (natural balancing), LS-PWM
can be used for any multilevel converter. An example of both modulations is shown in Fig.
1.20 for a 7-level converter, where the modulation signal, carrier disposition, and output
voltage is depicted. The harmonic spectrum of the output waveform is also shown in Fig.
1.21, where it can be seen that the LS-PWM offers an harmonic spectrum centered around
the carrier frequency, whereas PS-PWM have lower values of harmonic magnitude but
more spread. For this example, the modulation signal is a fundamental component at 50
Hz, with a modulation index of 0.9—an amplitude of 0.9 ·3 = 2.7—, which is properly
modulated as it can be seen in the harmonic spectrum.
Space-vector modulation for multilevel power converters
Following the same principle than SVM for two-level converters, the control region,
where all possible switching states are depicted (see Fig. 1.6), can be represented for
multilevel converters. For this, the normalized value of the output voltage vector xαβ
is considered as xαβ := vαβ/(vdc/(N − 1)), where N is the number of levels that the
topology under consideration has. Similarly to the two-level topology, the switching vector
represents the level to which each phase is connected in alphabetical order, e.g. ’324’
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Figure 1.20 Phase- (left) and Level- (right) shift PWM approaches for a 7-level converter.
PS-PWM have carriers with 1/7 kHz and LS-PWM with 1 kHz. The output
signal is depicted below each set of carriers..
Figure 1.21 Magnitude spectrum of the output signal for Phase- (left) and PD Level-shift
(right) PWM approaches shown in Fig. 1.20.
means phase a is connected to level 3, phase b to level 2, and phase c to level 4. There is
no exact nomenclature for the levels, and the literature usually range them either using
[(−N + 1)/2,(N −1)/2], [1,N ] or [0,N −1]. Nevertheless, this section will denote the
levels from 1, being the negative side of the dc-link or the lowest level of voltage, to N
being the positive side of the dc-link or the largest level of voltage. In any case, depending
on what the reference for measuring the output voltage vi is, the duty ratio obtention of
the switching vector has to be defined accordingly.
Given that multilevel converters have more switching positions, the space vector region
is no longer composed of 6 regions as previously shown in Fig. 1.6. Instead, the space
vector region, seen as the αβ plane, incorporates as many inner hexagons as additional
levels in such a way that all switching states are represented and evenly spaced. Again,
this disposition comes from positioning each switching vector in the abc space, and
then rotating the view such that it lies perpendicular to the αβ plane, so the common
component is obviated. Due to the latter, the switching vectors that only differ in the
common component, i.e. that yield the same phase-to-phase voltage, are made explicit as
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they lie superposed on the same point. These switching vectors are referred as redundant
ones, and thus they can be considered in the output voltage vector modulation as the same
one. However, they are specially relevant for capacitor voltage balancing tasks, as it will
be mentioned later.
Again, the modulation process consists in selecting and sequencing the switching vectors
along a switching period to replicate the desired output voltage xαβ . This is achieved by
means of computing the duty ratios of each of the involved switching vectors. UsingM























where n = 1, . . . ,N is the index of the N used switching vectors, and [an bn cn] is the
corresponding levels in the considered n switching vector. With this formulation, any
number of switching vectors (M ) can be utilized as long as the duty ratio constraints are
fulfilled.
Once the switching positions are selected and their duty ratios are computed, the
sequencing and the redundant switching vector selection have to be carried out. Indeed,
this process is not straightforward, and its proper design can achieve reduced losses,
reduced distortion or elimination of common-modes in the output [30]. Every switching
vector has a particular effect on the capacitor voltage balancing according to the levels it
involves, and thus their selection determines how the voltage balancing is achieved. As
it was mentioned previously, the redundant switching vectors achieve the same phase-to-
phase output voltage but connect the output to different levels, and therefore the dc-link
capacitors are charged/discharged differently. For example, consider switching vector ’221’
and its redundant one in a three-level converter ’332’. The first vector involves levels 2
and 1, whereas the second one involves levels 3 and 2. This means that the first vector
will inject/subtract current to/from levels 2 and 1, while the second one will do so to/from
the levels 3 and 2. Some SVM strategies base its capacitor voltage balancing in this fact
without affecting the modulated output voltage. However, it is worth mentioning that
the largest the module of the switching vector, i.e. those that are in the outer limits of
the SV hexagon, have no redundant vectors, so the redundant switching vector strategy
alone might not be enough to guarantee proper capacitor voltage balancing under some
operating conditions [75]. For this, some strategies avoid using the three nearest switching
vectors and aim at using more distant ones that have more redundant vectors available, and
thus the capacitors can be properly balanced [76]. Alternatively, there exists the concept
of virtual space-vector that is based on positioning additional switching vectors—called
virtual vectors—that are a combination of other existing vectors, and thus their balancing
capabilities can be taken into account [77, 78].
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In any case, as the amount of levels increases so does the complexity of the SVM as there
are more switching vectors and more capacitors to balance. For this, several strategies have
been developed to reduce the computational burden of this approach when used with more
than three-level topologies [79, 80]. To depict this, Fig. 1.22 shows the SVM hexagon for
different levels where each point represents a switching vector—and its inherent redundant
ones, where each step towards the centre adds one redundant position. Despite the fact
that it is more common to find odd multilevel converters—due to the grid code limits for
odd harmonics being higher than the even ones—, there exists multilevel converters with
even number of levels.
Figure 1.22 Multilevel space vector hexagon for different levels. Each crossing point
represents one switching position.
In spite of considering SVM and carrier-based PWM different modulations, there are
several studies that proved that they are different ways of facing the same problematic.
Indeed, it is shown that for a particular configuration of the carriers and the injection of a
common component in the modulated voltage for CB-PWM, the phase-to-phase output
voltage waveforms matches those of SVM [81]. Nevertheless, the SVM makes more
explicit the possible alternatives when modulating a three-phase output voltage as there
are infinite possibilities of sequencing the switching vectors—by spreading them along
the period, changing the sequence order, weighting among different redundant vectors, etc.
Obviously, by defining particular objectives—such as reduced output distortion, reduced
common-mode, reduced switching losses—the sequencing is selected accordingly [82].
Optimal PWM Schemes
This subsection exhibits that the modulations previously referred as Optimal PWM schemes
(SHE) can be also used for multilevel converters. For this, the switching angle computation
has to consider different level steps, which usually are sequenced consecutively in order
to reduce the output voltage distortion [83]. Note that, for the two-level implementation,
the switching angles are usually computed offline and stored in a look-up table (LUT),
that is later used in online operation using the modulation index and the grid angle as
inputs. Therefore, when the capacitor voltage balance task of multilevel converters have to
be taken into account, a different LUT might need to be used instead depending on the
balancing approach considered.
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Work [84] carries out a comprehensive review of different balancing approaches to be
used for SHE. Initially, three stages in the SHE approach are clearly stated: Switching
angle acquisition, where the LUT is called and the switching positions are determined;
waveform generation, where the output waveform is constructed based on the previous
switching angles; and optimal state selection, that selects the more appropriate switching
vector according to the cost function defined. Furthermore, it differentiates eight balancing
methods: self-balancing control, charge amount regulation, zero-sequence harmonic
adjustment, redundant switching angle sets adjustment, angle modification, selective
harmonic elimination model predictive control, space voltage vectors adjustment, and
redundant states adjustment. The main difference between these balancing approaches lies
in the stage where they take place and the variables they modify. If they take place in the
first stage, the LUT is usually modified such that the switching angles take the balancing
task into account. If they take place in the second stage, the switching angles are slightly
modified according to the capacitor voltages and current measurements in order to deal
with the balancing. In contrast, if they take place in the third stage, the voltage waveform
has been already defined as the output voltage reference and the most suitable switching
vector is selected such that it also takes the balancing into account—which is equivalent
of using the redundant vector strategy.
Nevertheless, finding a generalized and well-performing voltage balance approach for
multilevel converters is a challenging task, given the noticeable differences that exist
between multilevel topologies. Therefore, the most suitable balancing approach within
SHE highly depends on the system topology and it has to be selected according to the
target application.
1.3.3 Control without modulation
This section exposes some controllers that do not have a modulation stage, i.e. the gating
signals of the switching devices are directly generated from the output of the controller.
Usually, the controller is designed to select the switching position that yields the lower
value of a cost function, or reduce as much as possible a tracking error. In general terms,
these controllers achieve faster transient operation at the cost of a more spread harmonic
spectrum, in other words, the output frequency spectrum is not centered around particular
frequencies—the switching frequency for CB-PWM, for example—but a random distribu-
tion is obtained instead. This is mainly due to the fact that the controller does not modify
the switching position at a fixed rate, but instead selects the position that achieves the best
performance according to the law formulation. For the case of multilevel converters, the
voltage balance task is covered by considering how the capacitor voltages may diverge into
the state variables that composes the tracking error or the cost function. In the following,
some of the most well-known approaches that can be considered inside this category are
explained.
Hysteresis Control
This strategy was originally implemented using analog controllers where the real magni-
tudes are sampled continuously, although there exists digital implementations nowadays.
The most well-known approach is the hysteresis current control, where a hysteresis band is
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defined around each current tracking error and the switching output of the corresponding
phase is changed whenever it crosses this band. Due to this, it requires continuous sam-
pling in order to keep the current error within the band boundaries. However, a digital
implementation would not allow a change in the switching action until the next sampling
instant, and thus the tracking error of digitally-implemented hysteresis controllers will
usually exceed the given boundaries.
In the case of multilevel converters, there exists several approaches that arrange the
bands differently. Nevertheless, they share the same principle, the use of several bands
with different widths around the tracking error—known as the multiband strategy—in such
a way that the output level consecutively increments or decrements whenever the tracking
error crosses them. Paper [85] presents a compilation of these approaches and exhibits
their main benefits and drawbacks. Note that this approach alone does not consider the
capacitor voltage balance, and thus an external agent, either by software or hardware, is
required.
Direct Torque/Power control (DTC/DPC)
Similarly to the previous control, the direct torque/power control tracks the torque/power
references using hysteresis controllers and a LUT to select the most suitable switching
vector according to the current state of the system. Direct torque control was proposed first
and it is well-established in the industry due to its simple control structure, fast response
and robust operation. Direct power control was proposed afterwards for grid-connected
converters to track the active and reactive power directly. Both controllers use the same
principle but for the tracked variables and the LUT generation. Obviously, the LUT
generation is carried out offline and depends on the system topology.
In terms of multilevel converters, the concept remains the same but the LUT generation
have to consider all available switching vectors. Note that the principle of using redundant
switching vectors for capacitor voltage balance can be applied in this approach [86].
Therefore, once the switching vector position is obtained from the LUT according to the
variable tracking error, the more convenient vector among the redundant options can be
selected.
Alternatively, some approaches avoid the use of LUTs and implements other controllers
instead to achieve the same goal. Despite the fact that they usually require a modulator, they
have been mentioned in this subsection as they share the same objective than DTC/DPC.
This is the case of [87], where a controller gives the optimum output voltage vector that is
modulated either using the nearest switching state or through SVM. Similarly, paper [38]
develops a model-based direct power control where linear controllers are applied to obtain
the optimum output voltage vector that is modulated through SVM or CB-PWM. Again,
redundant switching vectors can be used to achieve capacitor voltage balancing in both
approaches.
Finite-control-set model predictive controller (FCS-MPC)
This approach is one of the controllers that is leading the trend in optimal nonlinear
controllers due to the development and evolution of digital systems. They are based on
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a cost function that assists on indicating the optimal behaviour, and selecting the best
switching vector by predicting the system state using model-based equations. For this, the
objectives of the controller, namely dc-link voltage regulation, current tracking, minimum
switching losses and capacitor voltage balance, are included in the cost function and all
available switching actions are pondered with it, resulting in one switching vector having
the minimum value, which is selected as the optimal one. This process is carried out
every switching period to update the most suitable switching vector, and thus the controller
performance highly depends on the switching frequency. Note that any system constraint
or control objective can be formulated in the cost function, which is an advantage over
other approaches as different objectives might be pursued [88].
The prediction horizon can be extended up to k switching events, which results in a
controller with better performance. In this way, every switching instant, the controller
computes themore convenient sequence of switching actions for the next k switching events,
and selects the first one as the output. This controller can be easily adapted to multilevel
converters by considering all possible switching actions and including the capacitor voltage
balance objective inside the cost function [89]. Notice that some control objectives may
be contradictory to each other, so it is necessary to tune weighting parameters to ponder
the priority of such objectives.
This type of controllers are generally used to enhance the system performance over the
whole operation range of the system, especially under transient conditions. As a downside,
the computational burden of this approach is larger than those that use a modulation stage,
specially for multilevel converters as the whole set of switching actions have to be evalu-
ated using the cost function. Besides, the number of required computations exponentially
increases with larger values of prediction horizon. For this, some works aim to reduce
the computational burden by including some simplifications on the prediction stage or
by avoiding the evaluation of some switching vectors when consecutive horizons are
considered [90, 91].
Hybrid controllers
Despite the fact that the controllers exhibited in this section of control without modulation
take into account the discrete nature of the system and avoid the use of averaged models, i.e.
the use of duty ratios, the approaches inside the category of hybrid controllers explicitly
consider the continuous nature of the state variables, i.e. the voltages and currents. Simi-
larly to FCS-MPC, they directly consider the switching actions to control the converter,
and therefore they do not require a modulator. The main differences with FCS-MPC is
that an embedded control is proposed in the formulation of the hybrid dynamical systems.
From the control perspective, the modelling is approached taking into account the hybrid
nature of the system, and this framework allows, under some assumptions, to guarantee
system stability.
Paper [92] implements this type of controller in a half-bridge inverter, where the desired
output voltage—usually a sinusoidal waveform—is included in the system dynamics as an
exogenous input generated by a time-invariant exosystem. From this, a hybrid dynamical
system (HDS) with an embedded control law is considered, guaranteeing the existence
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of a compact attractor where the tracking error—induced by the previous exogenous
input—equals zero.
Work [93] presents a hybrid controller for NPC converters. In order to perform the
stability analysis under balanced grid voltages, the nonlinear time-varying grid voltages in
αβ are modelled inside a polytope—using an circumscribed square whose vertices are
the peak values—, which is later used along the nonlinear model to derive a polytopic
system. With this approach, the time-varying aspect of the grid voltages can be expressed
as a linear combination of constant terms, that facilitates the stability analysis in terms of
Lyapunov theory. Then, an embedded control law is considered using the HDS theory and
the uniform global asymptotic stability is guaranteed by means of analyzing the previous
polytopic system.

2 Contributions to Diode-Clamped
Converters
There are things done today in electrical science which would
have been deemed unholy by the very man who discovered elec-
tricity, who would themselves not so long before been burned as
wizards.
Bram Stoker
This chapter will present the main contributions regarding diode-clamped converters(DCC). As it wasmentioned in the introduction chapter, DCCs are a type of multilevel
converters that uses power diodes to clamp the different levels in the output. The principle
of the DCC scheme is derived from the two-level VSC, where, for each phase, there is an
upper switching device that has a counterpart in the lower side. Thus, for the two-level
VSC, one signal is used for controlling both switching devices, and the output is governed
by this signal. The same idea can be extended for additional levels by adding a pair of
switching devices and a pair of diodes with its corresponding signal. In this way, the
output can be governed by considering the set of signals that switch on the upper devices
corresponding to the desired level to be output. This idea is depicted in Fig. 2.1, where a
generic scheme of one phase N -level DCC is shown. Note that Sin = 1 denotes a generic
closed switching device with index n within phase i= a,b,c, whereas Sin = 0 refers to an
open switching device. Following the same nomenclature shown in Fig. 2.1, in order to
connect the output of phase i (vi) to a certain level oj for j = 1, . . . ,N −1, all switching
devices Sin for n= j, . . . ,N −1 must be switched-on. The only exception to this rule is
for the lowest voltage oN that requires all Sin to be switched-off. Note that, as mentioned
in the previous chapter, in an N -level DCC, there are 2(N −1) switching devices with
antiparallel diodes and 2(N −2) power diodes connected as shown in Fig. 2.1.
In spite of the fact that it is possible to design a DCC with any number of levels,
the industry and literature have focused on the three- and five-level topologies. As the
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Figure 2.1 Scheme of one phase for a generic N -level DCC with possible switching
combinations.
numbers of levels increases, so does the complexity on the converter control and the
hardware requirements, and thus the incremental benefits of adding a level are degraded.
In fact, every phase has N possible switching positions, where each of them connects the
output phase to a certain level j = 1, . . . ,N that affects the capacitor voltages below or
above oj depending on the phase current direction. Therefore, in a three-phase converter,
there are N3 possible switching positions and N −1 capacitors whose voltage has to be
regulated. Due to this, the control complexity considerably increases with the number of
levels, which explains the reluctance to use DCC with more than five levels. Besides, the
switching device voltage limits goes from vdc/N to vdc/(N +1) when an additional level
is considered, and therefore this incremental benefit is downgraded as the number of levels
increases. Nevertheless, the three-level topology is one of the most used and extended
multilevel converter topologies for medium- and high-voltage applications [94], whereas
the five-level topology can be found in some applications for motor drives [95, 96].
2.1 Principle of operation
As it is shown in Fig. 2.1, there areN−1 switching signals for 2(N−1) switching devices.
In this way, the output vi is connected to level oj according to the switching signals as
vi = oj for j ∈ [1,N −1] if Sin = 1 , n= j,j+ 1, . . . ,N −1 (2.1)
vi = oN if Sin = 0 , n= 1,2, . . . ,N −1. (2.2)
Note that, for every switching position, the switched-on devices are next to each other,
and thus, it is pointless to switch on a device that does not have, at least, another closed
device next to it.
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Figure 2.2 Example of inward and outward current path for a generic DCCwith vi = oN−2.
The connection of phase i to the level oj offers a path for the phase current, either
inwards or outwards, by using both the switched-on devices and the power diodes. An
example of such current paths for vi = oN−2 is shown in Fig. 2.2. Note that the open
switching devices have to stand a voltage value of its corresponding capacitor thanks
to the “clamping” effect of the power diodes. For example, considering the two lowest
open switching devices in Fig. 2.2, they have to stand a total voltage of vcN−1 +vcN−2,
however a power diode clamps the middle point voltage in such a way that the lowest
device have to support vcN−1 and vcN−2 the remaining one.
2.1.1 Switching states
Considering the scheme of Fig. 2.1, an integer variable called switching function fij = 0,1
can be defined in such a way that it expresses the current state of the converter [97]. This
switching function equals 1 if phase i of the converter is connected to level oj of the
dc-link, and equals 0 otherwise. Considering that only one level can be output in any phase
i, the constraint
∑N
j=1 fij = 1 has to be fulfilled for every phase i. In this way, the value
of fij determines the switching signal values according to (2.1)–(2.2) given that vi = oj
means fij = 1 for j = 1, . . . ,N and i= a,b,c. In Summary,
fij = 1 if Sin = 1 , ∀n= j, . . . ,N −1 , j = 1, . . . ,N −1





fij = 1. (2.4)
Following this definition, the switching functions of Fig. 2.2 are fiN−2 = 1 and 0 for
the remaining values of j.
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As it was said in Chap. 1, it is common to use averaged models while dealing with
power converters. This can be done considering that the switching functions are changed
at much higher frequency than the controller bandwidth, and therefore the analysis can
be still performed using averaged models. In this regard, the switching functions fij are
averaged over a switching period in such a way that the duty ratio dij of each switching
function is obtained. Considering this, the definition of duty ratio is the amount of time
in a switching period that phase i is connected to level j, and thus, following the same
constraint given in (2.4),
∑N
j=1 dij must be fulfilled.
The above explanation of duty ratio and switching function can be used for other
multilevel converter topologies, such as FC, by redefining (2.3) according to the topology
layout.
2.1.2 Capacitor balancing
As it can be seen in the scheme given in Fig. 2.1, the current that inputs/outputs into each
level oj would flow through the dc-link capacitors, charging/discharging them accordingly.
For example, in Fig. 2.2, an inward phase current would either charge vcN−2 and vcN−1 or
discharge the remaining ones. In this regard, the current flow is determined by the switching
position of the remaining phases, and therefore, for every set of three phase switching
positions, there is a particular current path that would affect the charging/discharging of
certain capacitors.
By using the duty ratios and considering the phase current ii to be positive when it
goes into the converter, the current that flows into a level oj can be averaged as ioj =∑
i=a,b,c dijii. Taking into account the capacitor voltage dynamics and the Kirchhoff
equations on levels oj , the following dynamic model can be formulated for every capacitor
with capacitance Cn for n= 1, . . . ,N −1
Cn
d
dtvcn = icn = ion + icn−1 =
∑
i=a,b,c
dinii+ icn−1 , n= 2, . . . ,N −1]
C1
d





where icn refers to the the current flowing through capacitor Cn. According to (2.5), the
charging of one capacitor depends on the current flowing through the capacitor that are
placed above it. This fact manifests that the current path established by the switching
positions of the three-phases together determines the charging/discharging of the capacitors.
Fig. 2.3 depicts one example of current path for a particular three-phase switching position—
phase a is connected to level N −2, phase b is connected to level 1, phase c is connected
to level 2. Additionally, the switching vector that corresponds to the output voltage of
the three phases measured from oN is shown at the bottom. It is worth mentioning that
the switching vector implements a normalization ((N −1)/vdc) in order to refer to the
voltage level of the phase output. Considering that a three-phase three-wire system has to
fulfill ia+ ib+ ic = 0, the currents flowing into node o2 equal zero.
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Figure 2.3 Example of current path set for a particular three-phase switching position,
highlighting the affected capacitors.
Redundant switching vectors
As it was exposed in Chap. 1, in multilevel power converters, there exists the concept
of redundant switching vectors. By representing all possible normalized output voltages
of each phase in abc coordinates and translating them to the αβ plane, the redundant
switching vectors appear in the same position given that the homopolar component—γ
component—is obviated in the αβ representation. This means that the redundant switching
vectors output the same normalized phase-to-phase voltage while using different levels.
Indeed, this fact exposes one degree of freedom in the output voltage control that can be
exploited to achieve capacitor voltage balancing.
In the αβ representation—also referred as the SVM hexagon—the further the switching
position is from the center, the lesser the amount of redundant switching vectors it has.
In this regard, the zero vector—the center of the hexagon—has N redundant switching
vectors, and every jump made to the immediate larger hexagon reduces the redundant
switching vector by one. This is so until the outer hexagon is reached, where the switching
positions have no redundant vectors—N jumps have been made. An example of three
redundant switching vectors in a five-level DCC is shown in Fig. 2.4. Besides, the space
vector region of a five-level DCC with the amount of redundant switching vector per inner
hexagon is shown, where the switching vector example can also be seen. Note that the
first vector [4 2 3] would modify the capacitor voltage of vc1 and vc2, whereas vector [3 1
2] would do so for vc2 and vc3, and vector [2 0 1] would do the same for vc3 and vc4.
It is worth mentioning that the redundant switching vectors appear in the normalized
representation of the output voltage vectors because equal capacitor voltages are assumed.
When this is true, the jumps between levels are equal and they can be changed indistinctly.
Looking at the example provided in Fig. 2.4, the phase-to-phase voltage between phase a
and b (vab) are vc1 +vc2, vc2 +vc3 and vc3 +vc4, respectively for each redundant vector.
Therefore, the capacitor voltage values have to be equal to guarantee that the same phase-
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Figure 2.4 Example of three possible redundant switching vectors in a five-level DCC.
Space vector region of a five-level DCCwith the number of redundant switching
vectors for each inner hexagon.
to-phase voltage is applied when selecting among redundant switching vectors. A work,
presented later in this document, will expose this issue and it will propose a modulation
approach that does not assume the capacitor voltages to be equal.
This concept of redundant switching vectors is also used in plenty of multilevel con-
verter topologies, being one of themost usedmethod to achieve capacitor voltage balancing.
In the following sections, the contributions made for three-level DCC and five-level
DCC are exhibited along with the used modelling approach.
2.2 Three-level DCC: Neutral-point clamped (NPC)
This section is devoted to the grid-connected three-level topology of the DCC, which is also
known as neutral-point clamped (NPC) converter. Several contributions for controlling
and modulating grid-connected three-level NPC have already been presented that are not
the aim of this work [60, 63].
The contribution for NPC exhibited in this work is focused on the hybrid modelling [92]
of such a converter working as a rectifier in a grid-connected application [93]. This
section presents some modifications of this latter work [93] that improves and allows its
experimental validation [98]. Firstly, the main results of [93] in terms of modelling and
control laws are introduced, then the developed modifications and experimental results are
exhibited.
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Figure 2.5 Scheme of grid-connected three-level NPC Converter.
2.2.1 System description
This subsection describes the converter scheme used to derive the modelling and the
proposed control algorithm. The grid-connected NPC converter is shown in Fig. 2.5.
The system is interfaced with the grid voltages vgi for i= a,b,c by means of an L-filter
with same inductance L and parasitic resistance RLS . The phase currents ia,ib and ic are
measured as positive when entering the converter—as depicted in Fig. 2.5. The dc-link
is composed of two capacitors C1 and C2 with same capacitance C, whose capacitor
voltages are vc1 and vc2 respectively, with an equalization resistor Rp attached in parallel
to each of them. Lastly, to emulate some active power consumption, a resistive load R is
attached to the dc-link side.
Dynamic Model
The NPCmodelling formulated in [93] is derived and exhibited in this section. Considering
Fig. 2.5 as reference, the model of the system dynamics can be formulated by applying
Kirchhoff laws on the inductor and dc-link capacitors. In order to reflect the capacitor
voltage unbalance between vc1 and vc2, vd is defined as
vd := vc1−vc2, (2.6)















where vdc = vc1 +vc2.
The switching functions defined in (2.3) are used to model the possible switching
position of each phase. To model this, the output voltage of each phase i (vi), measured
with respect to the dc-link neutral point o, is expressed according to the switching functions
and (2.7)–(2.8) as follows
vi = vc1fip−vc2fin , i= a,b,c (2.9)







(fip+fin) , i= a,b,c (2.10)
where fij for j = p,o,n is the switching function—this notation for the levels is adopted
according to Fig. 2.5 for the NPC converter—, and vdc = vc1 +vc2. Using the inductor








































where a balanced grid voltage vga+ vgb+ vgc = 0 is assumed. Besides, given that the
converter is a three-phase three-wire system, the phase currents have to fulfill ia+ ib+ ic =

































(−2(fcp+fcn) + (fbp+fbn) + (fap+fan)). (2.16)
This dynamic model can be translated to the αβ reference frame by applying the Clarke





















The dynamic equations of the dc-link voltage and capacitor voltage error can be derived
















































































Note that phase current and capacitor voltage dynamics (2.21)–(2.22) use the switching
function expressed in the αβ reference frame. These variables are just the original switch-
ing functions fij for i= a,b,c expressed in the αβ plane using the Clarke transformation.
The previous equations can be transformed to obtain the dynamic model in terms of
active (p) and reactive (q) powers. To do so, the instantaneous power theory is used as
shown in Eq. (1.22). Using these expressions in model (2.17)–(2.18), the state-space





























































gβ is the grid voltage amplitude, f =
ωg/(2π) is the grid frequency, and ξ1, ξ2, ξ3 and ξ4 are the variables related to the control
inputs that are shown below. Note that terms ±2πf appear due to the time derivative of
the grid voltages given that a balanced three-phase grid voltage can be expressed as











and therefore, the state-space model derived in (2.23) assumes that the grid voltages are
balanced.
Variables ξ1, ξ2, ξ3 and ξ4 are the input-related terms that depends on the switching
vector position enumerated with the index m. In this way, the state matrix Au(m)(t)
depends on the switching vector with indexm considered. These variables are defined as
follows
ξ1 = u1vgα(t) +u2vgβ(t) , ξ2 = u1vgβ(t)−u2vgα(t),
ξ3 = u3vgα(t) +u4vgβ(t) , ξ4 = u3vgβ(t)−u4vgα(t).
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where u(m) = [u1 u2 u3 u4]T is the switching vector that is defined from the switching
functions as
u1 = fαp−fαn u2 = fβp−fβn
u3 = fαp+fαn u4 = fβp+fβn.





= [Γ(t) 00 Γ(t)
]






Note that the the state matrix Au(m)(t) is time-dependant due to the fact that variables
ξ1, ξ2, ξ3 and ξ4 depend on vgα(t) and vgβ(t). In this regard, let us recall the space vector
region where all possible switching states, i.e. the finite number of control actions, are
represented, which, for the NPC converter, are equal to 33 = 27 positions. Thus, these po-
sitions can be numbered as u(m) ∈ U := {u(1), . . . ,u(27)} according to the corresponding
switching functions they represent. However, considering that the three zero switching
states—positions [nnn], [ooo] and [ppp]—have no difference in the dynamics, two of
them can be obviated on the set U , which is reformulated as U := {u(1), . . . ,u(25)}.
2.2.2 Modelling of the grid voltages
As it was expressed above, the grid voltages are assumed to be balanced and sinusoidal.
Thus, they represent a circumference in the αβ plane whose radius is Vs as shown in Fig.




νpΩp , for 0≤ νp ≤ 1 and
4∑
p=1
νp(t) = 1, (2.25)
where Ωp for p = 1,2,3,4 stands for the vertices of the polytope also shown in Fig. 2.6.






















In this way, the set that represents the grid voltages Φ = {(vgα,vgβ) ∈ R2 , v2gα+
v2gβ = V
2
s } lies inside Ω.
RecallingΓ(t) from (2.24), it can be rewritten as a linear combination of the four vertices







µp(t) = 1 (2.26)
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2.2.3 Polytopic system fomulation
According to (2.27), the state matrix Au(m)(t), which depends on the ξp values, can also





where, for every instant of t, the time-dependant state matrix is represented as a linear
combination of state matrices that are not time-dependant. State matrices Au(m)(p) are
the original state matrix but considering the fixed terms Γp in the definition of ξ1, ξ2, ξ3,
and ξ4. Therefore, state matrix Au(m)(p) can be expanded into matricesM1,M2,M3,M4
that multiply ξ1, ξ2, ξ3, and ξ4, respectively, and a common matrixM0. Thus,
Au(m)(p) =
[






⊗ I4 +M0 (2.29)
where ⊗ stands for the Kronecker product, and
M0 =

−RLSL 2πf 0 0
−2πf −RLSL 0 0




0 0 0 − 1RpC

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M1 =

0 0 − 12L 0




0 0 0 0
 , M2 =

0 0 0 0








0 0 0 − 12L
0 0 0 0




 , M4 =

0 0 0 0
0 0 0 12L


















The main control objective is to make the state variables to converge towards their refer-
ences, that is, x→ x∗. These references are given externally to this controller and they are
defined as [p∗q∗v∗dc 0], where the reference for vd is defined as zero to guarantee proper
behaviour of the system.
Note that, while the state variables are continuous, the control signals, i.e. u(m) ∈U , are
discrete. Thus, the proposed controller has to select the more appropriate switching action
among the available ones in such a way that the previous objective is fulfilled. Another
objective is to guarantee that the commutations do not occur at infinity frequency, that is,
that a minimum dwell time occurs between consecutive commutations [99].
2.2.5 Proposed control law
For the control formulation, the hybrid dynamical system (HDS) theory is used, as it takes
into consideration both the continuous and discrete nature of the system [100]. On the
one hand, the continuous evolution (also called flow in HDS theory) comes from the state
variable dynamics as it is expressed in the state-space model. On the other hand, the
discrete evolution (also called jumps in HDS theory) is given when a change in the control
input u happens.












∈ G(x,u), (x,u) ∈ D,
(2.31a)















C :={(x,u) : x̃TP (Au(t)x+B)≤−ηx̃TQx̃}, (2.31c)
D :={(x,u) : x̃TP (Au(t)x+B)>−ηx̃TQx̃}, (2.31d)
where C,D are the flow and jump sets, η ∈ (0,1] is a design parameter, and matrices
P,Q ∈ S4 are defined in such a way that they satisfy
Au(m)(p)
TP +PAu(m)(p)<−2Q , p= 1,2,3,4 , u
(m) ∈ U. (2.32)
In [93] it is proved that (2.32) can always be achieved by choosing P and Q using
energy-like arguments.
The idea of (2.31) is based on the existence of a common Lyapunov function V = x̃TPx̃
such that it decreases according to the selected u(m) ∈ U . If the present control input
u(m) gives a large enough decrement in V , then the same control input is kept, i.e. it
flows according to set (2.31c). In the case it is not—set (2.31d)—, the control input is
changed to the one that provides the lowest derivative of V as it is shown in G(x,u) inside
(2.31b).Note that parameter η ∈ (0,1] can be tuned to adjust the number of jumps during
transient time, i.e. the lower the η, the lower the number of jumps, and thus the lower
frequencies the output voltage spectrum has.
It is worth mentioning that this controller do not use a modulator given that the switching
function generation is implicit, similarly to FCS-MPC. Therefore, the output voltage
spectrum would not be centered around a particular switching frequency as that of CB-
PWM.
Summarizing, some features are required to guarantee that the Lyapunov function
decreases enough after each jump, and that the hybrid system (2.31) is uniform global
asymptotic stable (UGAS):





has to be fulfilled.
• There exist a linear combination for the state matrix defined in (2.29) for p= 1,2,3,4





λm,peqAu(m)(p)xe+B = 0 (2.34)
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• P and Q are positive definite.
Then, there exists an attractor set A := {(x,u) : x= x∗, u ∈ U} that is UGAS for the
stated hybrid system [93]. The required proof for the above features and the attractor
existence are also exhibited in [93].
In spite of the fact that a minimum dwell time is implicitly induced during transient
behaviour (x̃ 6= 0) by making Q strictly positive, the avoidance of a Zeno behaviour at
steady-state is not guaranteed. For this, a modification in the hybrid system is performed
that forces the solution to flow for a minimum time T > 0, which is equivalent to a
minimum dwell time both for transient and steady-state conditions [99]. As a result, and
similarly to the previous result, a compact set is established that is UGAS for the modified
hybrid system
AT := {(x,u,τ) : ‖x̃‖ ≤X(T ),u ∈ U,τ ∈ [0,2T ]}, (2.35)
where T reflects the dwell time property, and set AT can be arbitrarily close to A as long
as T is small enough.
2.2.6 Experimental verification
This section exhibits the main contributions done to this approach, and it is devoted to the
experimental validation of the above-mentioned controller. The motivation for the modifi-
cations introduced in the control law is to make the controller practically implementable
and improve the steady-state performance,
Outer control loop
Considering the proposed embedded control law, the state variables references are given
externally according to the desired equilibrum point (x∗). Theoretically, in steady-state
conditions ẋ= 0, which dictates that the state variable references cannot be set arbitrarily.
Indeed, this is obvious from the power flow perspective, where, in steady-state, the input
flow of active power (the one given to the system from the grid) must match the output flow
(the one absorbed by the loadR in the dc side), otherwise the dc-link voltage would change
inevitably. Despite the fact that this issue can be taken into account by making ẋ= 0 and
defining x∗ accordingly, in a real experiment there are additional losses, which are not
considered in the model and that would make p∗ to differ from the actual active power
consumption at steady-state. Then, the previous controller cannot reach the steady-state in
a real setup due to this mismatch.
For this, it is proposed to resort to the standard approach of VSCwhere an outer controller
is used to set the active power reference p∗ [101]. In this regard, a PI controller outputs
the value of p∗ from the quadratic error of the dc-link voltage v∗dc
2− v2dc as the input.
The tuning process of such controller can follow the standard approach exhibited in the
introduction chapter, Sect. 1.2.4. The control parameters are denoted asKpdc andKidc .
In summary, reference p∗ is no longer defined as a fixed value but it is given as the
output of the PI controller, and thus it is not a design parameter.
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Switching state selection
According to the proposed control method in [93], when the current switching state
u(m) does not decrease the Lyapunov function below a certain value—which is directly
proportional to the value of η—, the jump condition (2.31d) is fulfilled and functionG(x,u)
is applied (2.31b). However, functionG(x,u) dictates that the next control action u(m) has
to be searched within setU ∈{u(1),u(2), . . . ,u(25)}, taking the one that yield the minimum
value of argmin x̃TP (Au(m)(t)x+B) ,u
(m) ∈ U . However, this criterium will always
select the control input that reduces the state variable error as much as possible, without
taking into account the nature of multilevel converter. Large switching vectors—those that
are in the outer boundary of the space vector hexagon (u(m) form= 20, . . . ,25)—have a
more immediate effect on the state variables—they have larger values in the derivative
of the Lyapunov function—, and thus they are more likely to be selected when a jump is
given. In the case this phenomenon occurs frequently, the neutral level (point o) would
not be used and the system would not exploit the benefits of multilevel converters. From a
practical point of view, it would be more appropriate to apply any switching action that
indeed used the neutral level and that achieved a decrement of the Lyapunov function, if
such action existed.
The interest behind using the neutral point o lies in the phase current ripple, given that
the use of the inner level smooths the phase current chattering, and thus the active and
reactive power ones. This effect can be noticed in the state-space model (2.23) by realizing
that those switching positions that have any fio 6= 0 also have lower values of ξ1, ξ2, ξ3
and ξ4. Therefore, lower derivatives of the state variables are expected in comparison with
other switching positions.
In summary, when a jump is given, a mechanism to prioritize the search of the switching
action among the ones that use the neutral point owould improve the steady-state behaviour
of the system. For this, a modified set U ′ ∈ {u(1), . . . ,u(19)} is defined in such a way that
it only includes those switching actions with at least one fio 6= 0. Then, whenever a jump
is given, function G(x,u) is modified to search u within U ′ first and, in the case it does
not decrease the Lyapunov function enough, the whole set U is considered instead. This


















With this proposal, the UGAS property is not spoiled as the whole control input set is
still available for the controller, while an improvement in the switching action selection
stage is achieved.
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Experimental setup
This hybrid modelling with embedded controller has been tested in a grid-connected NPC
of 10 kVA using a data acquisition system with an on-board programmable FPGA. The
grid-connected setup is shown in Fig. 2.7. The system and control parameters are listed in
Table 2.1. Note that the state variables references {q∗,v∗dc,v∗d} shown in Table 2.1 are for
the desired steady-state conditions unless a change is explicitly given to test the behaviour.
As it is stated previously, the reference for the state variable p∗ is regulated through the PI
controller. Along these experiments, variable q∗ is not set to zero to emulate the rectifier
application, even when the resistor load is unplugged, although the algorithm might work
under zero reactive power conditions.
Table 2.1 NPC system and controller parameters.
Parameter Value
Inductance parasitic resistance, RLS 0.01 Ω
Load resistance, R 120 Ω
Equalization resistor, Rp 4 kΩ
Inductor, L 2 mH
dc-link Capacitor, C 9.9 mF
dc-link voltage reference, v∗dc 650 V
dc-link voltage difference reference, v∗d 0 V
Grid voltage amplitude in αβ, Vs 220
√
3 V
Grid frequency, f 50 Hz
Reactive power reference, q∗ -2 kVAr
Proportional dc-link PI controller,Kpdc 0.05
Integral dc-link PI controller,Kidc 0.1
Implementation
Despite the fact that parameter η has been implemented as a tradeoff variable between
performance and number of jumps, under real operation, the system variables are discrete
and it benefits from having low sampling times. There are several reasons regarding the
choice of the sampling frequency
• The sample time determines when the state variables are measured, which in theory
are assumed to be continuous. Therefore, the lower the sample time is, the closer
the real implementation to a continuous sampling is.
• The computation required to select the control action is also performed in a discrete
way as there is a computational burden associated to this process that limits the
maximum sampling frequency.
• As it was shown in Chap. 1, the higher the switching frequency, the more effective
is the grid-filter in reducing the effective chattering. Consequently, given that this
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Figure 2.7 Experimental setup of the grid-connected NPC converter.
kind of controller do not center the output voltage spectrum around one frequency,
lower sampling times potentially generate outputs with higher frequencies that are
more easily filtered. Note that, for controllers that hold one control action between
sampling instant, the switching frequency is equal or below the sampling frequency.
Consequently, lower sampling times enable the system to achieve higher effective
switching frequencies.
For this and considering the limitations in terms of overcurrents and equipment damage
avoidance, the tests are performed with the largest sampling frequency achievable. For
the experimental setup provided, this value is equal to a sampling frequency of 50 kHz,
which is the maximum allowed considering the used Analog-to-Digital converters (ADC)
and the computation time of the control. The latter implies to detect whether the system
flows or jumps, i.e. computing set C (2.31c) and D (2.31d), and selecting the more
appropriate switching action u(m) among the 25 available, which implies computing
x̃TP (Au(m)(t)x+B) for every of them, in the case of a jump.
To achieve such a large sampling frequency, the algorithm must be implemented in the
on-board FPGA of the data acquisition system. In this way, the sampling time is only
limited by the ADC capture time and timing constraints of the FPGA mapping solution,
which results in the above-mentioned 50 kHz. Notice that programming the FPGA requires
the computations to be executed in fixed-point code, and therefore every variable has a
predefined resolution and range.
The HDL Coder toolbox from Matlab Simulink along with several optimization options
were used to develop the FPGA programming stage. Due to the nature of FPGAs, parallel
computation is allowed as long as the FPGA resources allow for it, which facilitates
reducing the computational time required for this approach. Firstly, x̃TP (Au(m)(t)x+B)
is computed for every u(m); then, it is determined whether the system flows or jumps by
considering the u(m) from the previous iteration and sets C and D; lastly the new u(m)
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Figure 2.8 Experimental result: Change in
the reactive power reference from
q∗ = −2 kVA to q∗ = 3 kVAr
with η = 0.2.
Figure 2.9 Experimental result: Change in
the reactive power reference from
q∗ = −2 kVA to q∗ = 3 kVAr
with η = 1.
is selected, whether it is equal to the previous one (flow) or a new one (jump) that yields
the lowest value of x̃TP (Au(m)(t)x+B). Note that the modification of the switching
state selection explained in the previous section is included in the last stage. At the end,
the selected control input is decomposed into the gate signals for the switching of the
semiconductor devices.
Matrices P and Q have to fulfill (2.32), and they have to be definite positive. For this,
using linear matrix inequality (LMI) tools with the system parameters given in Table 2.1,
the following P and Q matrices are obtained
P =

2.91 0 0 0
0 2.91 0 0
0 0 1.041×106 0




10 0 0 0
0 10 0 0
0 0 1×10−7 0
0 0 0 5×10−7
 , (2.37)
which are used in the x̃TP (Au(m)(t)x+B) computation.
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Figure 2.10 Experimental result: Change
in the dc-link voltage reference
from vdc = 650 V to vdc = 700
V with η = 0.2.
Figure 2.11 Experimental result: Change
in the dc-link voltage reference
from vdc = 650 V to vdc = 700
V with η = 1.
Experimental results
The experimental verification has been carried out through several tests. The system
performance has been measured when a change in either q∗ or v∗dc is given, and when
the load R is disconnected. Additionally, each of these tests have been carried out with
η = 0.2 and η = 1. In the following, the state variables are represented through scatter
plots, due to their sampled nature. The corresponding references are also depicted with
them but for reference v∗d which is zero, i.e. the balanced capacitor voltage condition is
aimed.
• Figure 2.8 and 2.9 show the state variables evolution when a step in the reactive
power reference is given from -2.0 kVAr to 3.0 kVAr at t= 0.5 s with η = 0.2 and
η = 1.0 respectively.
• Figure 2.10 and 2.11 show the state variables evolution when a step in the dc-link
voltage reference is given from 650 V to 700 V with η= 0.2 and η= 1.0 respectively.
Again, the outer loop modifies the active power reference given that an increase in
the dc-link voltage means an increase in the demanded dc-link load power.
• Figure 2.12 and 2.13 show the state variables evolution when the load is disconnected
at t= 0.2 s with η= 0.2 and η= 1.0 respectively. Notice how the outer loop dictates
the value of the active power reference in such a way that there is no mismatch
between the active power and the power demanded from the load connected to the
dc-link.
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• Figure 2.16 and 2.17 show the state variables evolution when a disturbance of 20 V
is given to vd variable at t= 0.2 s with η = 0.2 and η = 1.0 respectively.
Figure 2.12 Experimental result: Discon-
nection of the dc-link resistor
at t= 0.2s with η = 0.2.
Figure 2.13 Experimental result: Discon-
nection of the dc-link resistor
at t= 0.2s with η = 1.
As it can be seen in Figs. 2.8 and 2.9, the reactive power dynamics are very fast, and
thus the reference is tracked almost instantly. Alternatively, the dc-link voltage dynamic
depends on the capacitor value and the outer loop time constant, and therefore tests in Figs.
2.10, 2.11, 2.12, and 2.13 take more time to reach steady-state condition. Nevertheless,
the three tests depict no apparent differences in the behaviour between them when the
value of η changes from η = 0.2 to η = 1, which can be explained due to the fast tracking
of the active and reactive power and that the outer loop dynamic is not dependant on η.
In contrast, Fig. 2.16 and 2.17 exhibits how the experiment with η = 1 achieves a faster
regulation of vd towards zero than the same experiment with η = 0.2. Indeed, this was one
expected result as larger values of η make the control law more likely to select switching
states that achieve faster regulation of the state variables. Fig. 2.14 depicts the three-phase
currents at steady-state conditions with the parameters given in Table 2.1.
Figure 2.15 shows the switching index (m) that resulted from the algorithm when
parameter η is equal to 0.2 and 1.0 during the v∗dc change test. Considering that lower
values of parameter η ∈ (0,1] shrink set D according to (2.31d), it is easier to trigger a
change of the current switching state for η = 1 than for η = 0.2. To validate this, the
averaged numbers of commutations are measured during the v∗dc change test (Fig. 2.10
and Fig. 2.11), resulting in
η = 0.2→ 31.41 comm.
grid period
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Figure 2.14 Three-phase currents at steady-
state conditions with q∗ = −2
kVAr, and the initial conditions
given in Table 2.1.
Figure 2.15 Selected switching index for
η = 0.2 and η = 1.0 during the
considered step in v∗dc at t= 0.2
s.
η = 1.0→ 35.98 comm.
grid period
,
which reflects that larger values of η indeed yield more commutations during transient
operation.
2.2.7 Conclusions and future lines of research on NPC converters
The above analysis is focused on the development of a hybrid controller for the NPC
converters, which has the advantage of not relying on an averaged model, and guaranteeing
the existence of a desired attractor, which is proved to be UGAS. Additionally, parameter η
can act as a tradeoff variable between the number of commutations and level of performance.
The provided experiments along with the includedmodification with respect to [93] validate
the approach.
Future lines of research include
1. Application of the proposed controller to other multilevel converters, whether they
are of the same topology or a different one. This could be achieved by redefining the
input-related terms—given that more switching functions could be derived—, and
modifying the state matrix if required.
2. Use the polytopic model of the grid voltage to study the stability of other grid-
connected power converters or microgrids. This method allows to overcome the
difficulties a nonlinear grid voltage model introduces in the stability analysis of
grid-related systems. Additionally, other geometries different from the square can be
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Figure 2.16 Experimental result: External
disturbance of 20 V at t= 0.2 s
in the vd variable with η = 0.2.
Figure 2.17 Experimental result: External
disturbance of 20 V at t= 0.2 s
in the vd variable with η = 1.
applied for the polytope, such as an octogon, which could make the stability analysis
less conservative and more affordable.
3. Include additional variables in the Lyapunov function or the state-space model in
order to improve certain performance indicators, similarly to the model predictive
control.
2.3 Five-level DCC
The schematic of a grid-connected five-level DCC is shown in Fig. 2.18. As it has been
stated in previous sections, the use of five-level DCC is more uncommon compared to that
of the NPC. This is due to its increased complexity in control and the increased hardware,
which may outweigh the obtained benefits. Namely, the presence of several capacitors
in the dc link, which requires additional control objectives to guarantee a proper voltage
sharing among them, and the increased number of possible switching positions are what
make the control design challenging for this kind of converter.
Regarding the capacitor voltage equalization, the literature uses several approaches that
can be primarily divided into the following categories [102]:
1. Using redundant switching vectors along with modulation strategies and control
schemes or injecting zero-sequence voltages in the modulation signals of carrier-
based modulators.
2. Using additional circuitry.
3. Through external converters connected to the dc-link.
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4. Applying predictive control strategies based on a discrete-time model.
5. Analyzing the capacitor voltage imbalance issue as a problem of regulating the
multiple outputs of a nonlinear system subject to exogenous disturbances [103].
Figure 2.18 Scheme of grid-connected five-level DCC.
The first category will be explained at the end of this section as it requires a deeper
explanation.
Some examples of the second approach are presented in [95, 104, 105]. However, given
that they require additional hardware, they increase the converter cost and volume, and
they do not guarantee that the control complexity is reduced or even kept the same. Despite
these drawbacks, there are some upsides since the balancing task can be left to the external
circuitry, and thus the five-level DCC can be exploited without this concern.
The third approach is limited to specific applications where the dc-link is attached to a
source capable of regulating active power among the different levels, such as back-to-back
converters [106] or active/passive front-ends [107]. Therefore, it is of no use when the
dc-link is only composed of a passive element that is not connected to any other element.
The fourth approach covers predictive controllers, such as the current controller pre-
sented in [108], or the well known finite-control-set model-predictive control (FCS-
MPC) [89]. However, these approaches usually require to compute some predictions
for every possible switching action within the switching period, which in the case of
5-level DCC may be unaffordable. That is why great efforts are being devoted to come
up with predictive controllers with reduced computational burden [109]. Note also that
the control law exhibited in Sect. 2.2.5 for three-level NPC also relies on model-based
computations to obtain the best switching action to select. However, in contrast to predic-
tive controllers, it does not compute predictions but derivatives of the Lyapunov function
candidate.
The last category is extracted from the proposal [103], where an integrated control and
modulation is proposed. In summary, this proposal uses the averaged model to derive
several control laws that dictates the behaviour of themodulation. This approach establishes
the benchmark for several contributions of the present work, and thus it will be explained
later in more detail.
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Recalling the first category, it uses the redundant switching vectors or the injection of
zero-sequence component [110, 111] to achieve balancing. As explained in subsection
2.1.2 for a n-level general case, this solution exploits the degree of freedom associated
with the different switching combinations that achieve the same phase-to-phase converter
voltage output. That is, making the phase current to circulate through different capacitors
to regulate their own voltage without affecting the current performance. Indeed, given
the usual αβ transformation, this strategy is equivalent to the injection of zero-sequence
component (γ component), as the redundant vectors appear superposed in the αβ plane
[112]. However, it has been stated that using the zero-sequence injection alone (or its
equivalent redundant switching vectors in SVM) does not guarantee capacitor voltage
balance when higher modulation indexes are given [113]. This is due to the lack of
redundant switching vectors in the boundaries of the space vector region. To overcome
this, [114] proposed to separate the space vector region into two regions according to the
modulation index and a criteria for switching vector selection is provided. Alternatively,
[115] uses the previous concept of duty ratios for each level which allows the control to
consider all the degrees of freedom the converter has, that is, using several voltage levels
within a switching period.
The research on this topology carried out by the author of this dissertation has resulted in
five contributions, two of them published in field-related journals [116,117], two published
in conferences [118, 119], and one that is under review the moment this dissertation was
being written [120].
2.3.1 System Description
This section uses the same nomenclature than the one used in the previous section, except
for the additional switching devices, capacitors and levels. The dc-link is composed of
four capacitors C1, C2, C3 and C4 with same capacitance C, whose capacitor voltages
are vc1, vc2, vc3 and vc4, respectively. For this topology and in contrast to the previous
section, the dc-link equalization resistors and the line parasitic resistors are obviated given
that the following proposed control schemes do not rely entirely on the circuit model.
The five levels of the converter are numerated in ascending order according to its voltage
level, i.e. from bottom to top, as oj for j = 1, . . . ,5. Similarly to the NPC, the switching
signals are numerated for each phase in descending order as Sip, and their counterpart as
Sip for i= a,b,c and p= 1, . . . ,4. Again, a resistive load R is attached to the dc-link side
to emulate active power consumption.
2.3.2 Dynamic model
Considering the generic model of switching functions and duty ratios given in (2.1.1), the
output voltage of the converter can be formulated in an averaged model ([97]) as
vi =−(vc3 +vc4)di1−vc3di2 +vc2di4 + (vc2 +vc1)di5 , i= a,b,c . (2.38)
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Assuming that the capacitor voltage balance task is achieved in steady-state conditions,




(−2di1−di2 +di4 + 2di5) , i= a,b,c , (2.39)




(−2dk1−dk2 +dk4 + 2dk5) , k = α,β , (2.40)
where the capacitor voltage unbalance has no effect given the previous assumption. From
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= vgβ−vβ = vgβ−
vdc
4
(−2dβ1−dβ2 +dβ4 + 2dβ5) . (2.45)
Following the same procedure and taking into account the DCC capacitor balancing
generic formulation given in Sect. 2.1.2, the following averaged model for the capacitor





























It is worth mentioning that:
• The power invariant version of the Clarke transformation is the one being used to
transform from abc to αβ
• The Clarke transformation includes the variables in the γ component. However,
given that the system is a three-wire converter, the dynamics on this component can
be neglected. Thank to this, there is an inherent degree of freedom in the reverse
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transformation αβ → abc as the γ component can be selected arbitrarily. This
feature is indeed related to the concept of using redundant switching vectors as it
was mentioned before. Similarly, the obtention of the duty ratios in abc from those
defined in αβ can include such degree of freedom to address additional control
objectives.
The capacitor voltage unbalance are represented through three variables vd1,vd2,vd3
defined as follows
vd1 = vc4−vc1 (2.50)
vd2 = vc3−vc2 (2.51)
vd3 = vc2−vc1 . (2.52)












= dα4iα+dβ4iβ . (2.55)
The dc-link voltage vdc =
∑4












= p−vdcidc , (2.56)
where Ceq = C/4 is the equivalent capacitance of the dc-link considering the four capaci-
tors in series. As it can be seen, (2.56) represents the active power flow among the one
obtained from the grid (p), the one used to increase the dc-link voltage (Ceqvdc
dvdc
dt ), and
the one absorbed by the dc-link load (vdcidc).
2.3.3 Integrated control and modulation of five-level DCC
This section exhibits the controller design presented in [97] and its further improvement
and experimental validation [116], which are the contributions of this work. This controller
reformulates the control inputs exhibited in (2.44)–(2.45) and (2.53)–(2.55) in such a way
that the system control objectives are uncoupled and they can be targeted individually.
Afterwards, the degrees of freedom related to the γ component are considered to further
improve the system performance. In the following, the controller design, simulation results
and experimental validation are exposed.
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Controller design
Inspired from the current dynamic equations (2.44)–(2.45) and from the error signal
dynamic equations (2.53)–(2.55), the following change of variables is carried out [97]
u1 =−2dα1−dα2 +dα4 + 2dα5 (2.57)
u2 =−2dβ1−dβ2 +dβ4 + 2dβ5 (2.58)
u3 = dα5 +dα1 (2.59)
u4 = dβ5 +dβ1 (2.60)
u5 = dα5 +dα4 +dα2 +dα1 (2.61)
u6 = dβ5 +dβ4 +dβ2 +dβ1 (2.62)
u7 =−dα4 (2.63)
u8 =−dβ4 , (2.64)
which can be synthesized in matrix form as follows
Tk→i =

2 1 −1 −2
1 0 0 1
1 1 1 1





















































Therefore, u1 and u2 are the control inputs for the current controller for iα and iβ ,
respectively, whereas um for m = 3, . . . ,8 can be used to formulate a capacitor voltage
balancing controller that is independent from the current controller. Note, however, that it
has been assumed equal capacitor voltage in the modelling stage, and thus, during transient
periods where an unbalance is present, some distortions may appear in the current control
loop.
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Inner controller
Recalling the αβ model in the stationary reference frame defined in Eq. (1.29) and
comparing them with (2.66)–(2.67), it is straightforward that the control variables u1 and
u2 can take the role of 4v∗α/vdc and 4v∗β/vdc, respectively, so any of the control strategies
presented in the introduction can be used. In the remaining of this section, the model-
based direct power controller presented in Sect. 1.2.4 is used (1.37)–(1.38), but with slight






















(q− q∗)dτ , (2.72)
where a PI controller is used instead of a proportional one, so the integral gain compen-
sates for model uncertainties. Consequently, the adaptation gain in (1.37)–(1.38) is no
longer necessary—note that the adaptation gain was initially used to estimate the model











































Considering that a model-based direct power control is used for the IC, the OC should
provide the power references p∗ and q∗ for it. In this work, considering the rectifier
application of the converter (Fig. 2.18), a PI controller to regulate vdc towards v∗dc that
provides the value of p∗ is used, at the same time that q∗ and v∗dc are given externally by
the user. The control parameters of this PI controller are named asKdcp for the proportional
gain andKdci for the integral gain.
Capacitor voltage controller
Lastly, the capacitor voltage balance controller, whose aim is to make the error signals
vd1, vd2, vd3 to go to zero, can be derived from (2.68)–(2.70) as
u3 = iαk1vd1 , u4 = iβk1vd1 (2.75)
u5 = iαk2vd2 , u6 = iβk2vd2 (2.76)
u7 = iαk3vd3 , u8 = iβk3vd3 , (2.77)
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where k1 > 0, k2 > 0 and k3 > 0 are the control parameters. With this formulation,

















β ≥ 0 is the instantaneous amplitude of the currents when they are
balanced. Nevertheless, given that k1,k2,k3 > 0 and I > 0, it is straightforward that
variables vd1,vd2,vd3 tend to zero.
Implementation
From the previous sections, the control inputs u1, . . . ,u8 are determined every switching
period according to the implemented controller. Then, in order to feed the modulation
stage, the duty ratios in abc are required. For this, firstly, the transformation shown in
(2.65) is reversed to obtain the αβ values of the duty ratios, then the four degrees of
freedom dγ1,dγ2,dγ4,dγ5 are defined, and, lastly, the reverse Clarke transformation is
carried out. Accordingly, the reverse of (2.65) is applied
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Afterwards, the values of dγj for j = 1,2,4,5 can be determined aiming at additional
control objectives. However, these values should not be selected arbitrarily as there exist
several restrictions for the duty ratios in abc that may act as an upper and lower boundary
for the value of dγj , that is,
∑5
j=1 dij = 1 and dij ≥ 0 for i = a,b,c should be fulfilled
at all times. The original proposal [97] carried out some analysis based on the expected
steady-state performance and proposed fixed values for these variables in such a way that
duty ratio saturation is avoided. Consequently, dγj = kγj for j = 1,2,4,5. As an alternative,
variable dγj values are considered in order to achieve an steady-state improvement which
will be explained in the following subsection.
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 for j = 1,2,4,5 , (2.83)




dij for i= a,b,c . (2.84)
With this, the duty ratios in abc are fully determined and the modulation stage can imple-
ment them along a switching period.
Algorithm Improvement
The four degrees of freedom, which correspond to dγj for j = 1,2,4,5, are the homopolar
component of each level for the three-phase set. They act as a bias for the four duty ratios
simultaneously. Consequently, these values have three upper boundaries caused by the
corresponding di3 to reach zero—larger values of dγj would make either
∑5
j=1 dij > 1
or di3 < 0, which are both infeasible—, and one lower boundary for each level j = 1,2,4,5
that is reached whenever dij = 0 for any phase i—lower values of the corresponding dγj
would make, at least, one dij < 0. To take this into account, two solutions are proposed:
• Using fixed values kγj for j = 1,2,4,5. This is the solution stated in the control
proposal [97] and these values are derived from the expected steady-state behaviour
in such a way that the maximum possible range of operation is allowed for the duty
ratios. Note that, fixing dγj would translate the upper and lower boundaries to the
dαβj , which can be expressed as a delimited range for the control inputs u1, . . . ,u8.
• Using time-variant values in order to fully exploit the range of operation of the duty
ratios, while some additional benefits are obtained. This is the case when the dγj
values are selected according to their lowest boundary, that is, when one dij = 0.
Not only this keeps the remaining duty ratios the furthest possible from the upper
bound, but also it avoids one level to appear in the output voltage, that is, at least one
commutation is avoided. This is highlighted as a contribution of this work, and its
benefits will be discussed and exhibited in the simulation and experimental section.
The second solution offers more benefits due to its flexibility, and thus it will be analyzed
in the following.
The lower boundary for each dγj comes from the reverse Clarke transformation (2.83),
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where diγj stands for the value of dγj that makes the corresponding duty ratio dij of phase











where max stands for the maximum function. Note that, using (2.88) and given that
it is the lowest boundary, if some dij results to be greater than 1, it would mean that
duty ratio saturation was unavoidable—some dij is either lower than zero or larger than
1—, i.e. some control signal is out of boundaries. In these cases, it is recommended to
prioritize the fulfillment of the inner controller—the power control carried out by defining
u1 and u2—over the capacitor voltage balancing—carried out by u3, . . . ,u8—, given the
slower dynamic of the capacitor voltages, and that the power control fulfillment is a more
critical target. The easiest way to achieve this is by making all balancing control variables
u3, . . . ,u8 equal to zero such that no effect on the capacitor voltage balancing is expected.
Nevertheless, as it will be shown later in simulation and experiments, these cases are
rare, and in the worst scenario, they would take place during some particular transient
conditions.
At this point of the duty ratio obtention, the values dαj and dβj for j = 1,2,4,5 are
already defined, and thus applying (2.85)–(2.88) results in the values of dγj . To depict
this, equations (2.85)–(2.87) are represented as planes in the αβγ space in Fig. 2.19. For
any pair of dαj and dβj values, there always exists one maximum value which dictates the
selected value of dγj .
As a result of using this tuning algorithm, for levels j = 1,2,4,5, there would be one
phase i whose dij = 0. However, levels j = 2,4 deserves special attention. This proposal,
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in general, exploits the five-level converter such that all levels are used every switch-
ing period, that is, the output voltage of each phase is a staircase waveform that passes
sequentially through every level in ascending and descending order—i.e. a symmetric
staircase waveform. However, were this algorithm improvement to be used, it could result
in having one inner level dij = 0 while the subsequent outer level dij 6= 0. This means
that a jump between two nonconsecutive levels would take place. In general, this is not
a desired event given that it entails the switching-off/on of two devices simultaneously,
which may compromise the voltage limits of them given possible gating miss-matches and
tail current effects. To avoid this, the selection of dγj = diγj for j = 2,4 is limited only
when dγj = diγj for its immediate outer level j = 1,5 is also selected, respectively. On the
whole, the following procedure is proposed for the dγ5 and dγ4 determination, which can
be similarly applied to the determination of dγ1 and dγ2.
1. Firstly, dγ5 is determined from (2.88) with j = 5. Let us refer the phase whose duty
ratio of level five is zero as i1, i.e. di15 = 0.
2. Secondly, compute dγ4 from (2.88) with j = 4, and obtain which phase would make
its corresponding duty ratio for level four equal to zero. Let us refer that phase as i2.
3. Lastly, check whether i1 = i2. If so, then dγ4 is left as the previously computed
value. Otherwise, the original proposal is used—dγ4 = kγ4—, given that di25 6= 0
and di24 = 0 is an undesired result.
In summary, the algorithm improvement would always make, at least, two duty ratios
equal to zero, that is, one for each level five and one. Besides, under certain circumstances,
up to two additional duty ratios can be zeroed thanks to this algorithm. To depict an
example, Fig. 2.20 shows the resulting switching functions and output voltage of phase i
when the original and the improved algorithm are used. For this particular case, dγ5 = diγ5
and dγ4 = diγ4.
Simulation and experimental verification
This subsection is devoted to validate the previous approach by means of simulation and
experiments. The control and system parameters are shown in Table 2.2. The system uses
a digital and analog control unit (DACU) that carries out the control computation every
sampling period (equal to the switching period shown in Table 2.2), and set the switching
functions for every phase as shown in Fig. 2.20. The experimental setup is shown in Fig.
2.21. The original algorithm uses variables kγj for j = 5,4,2,1 to define the dγj values,
whereas the algorithm improvement, referred as the modified one, carries out the steps
mentioned in the previous section.
Test A: Variable operating point
The first carried out test (Test A) goes through different conditions to validate the
feasibility of the proposed approach for variable operating points. The parameters that are
modified are shown in Table 2.3 with the time instant/interval at/during which the change
takes place.
The three-phase currents in steady-state conditions for the experiments are shown in
Fig. 2.22 for the original and modified algorithm with R = 60Ω and vdc = 800 V. The
improvement achieves a reduction in the chattering. This is due to the effect that using a
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Figure 2.20 Sample of switching functions of phase i for the original and the improved
algorithm (top), and the resulting output waveform (bottom). The improved
algorithm shows the effect of having two duty ratios of two consecutive levels
equal to zero. Switching frequency of 5 kHz.
Figure 2.21 Experimental equipment of the five-level DCC.
reduced number of levels in the output voltage has. Despite the fact that the average model
does not reflect differences between using different number of levels in the output, in reality,
the phase currents exhibit chattering as a consequence of the modulation, i.e. a ripple
at the switching frequency which depends on the levels used. Therefore, the modified
algorithm not only reduces the switching losses by reducing the number of commutations,
but also improves the steady-state performance. To further corroborate this, the harmonic
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Table 2.2 Simulation and experimental parameters.
Parameter Value Parameter Value
Switching freq., fs 10 kHz Grid freq., fg 50 Hz
Grid Volt. 230 VRMS Filter Inductance, L 2mH
dc-link capacitance, C 3.3mF Reactive. pow. ref., q∗ 0 VAr
Cap. Volt. Bal., k1,k2,k3 5·10−5 Prop. Pow. Con.,Kp 3·10−7
Integ. Pow. Con.,Ki 5·10−5 Prop. dc-link volt. Con.,Kdcp 0.05
Integ. dc-link volt. Con,Kdci 1 Fixed gamma val., kγ5,kγ1 0.7
Fixed gamma val., kγ4,kγ2 0.1
Table 2.3 Parameters modified during test A.
Parameter Init value Final value Time instant/interval
1. dc-link Resistor, R 120 Ω 60 Ω 0.7 s
2. dc-link volt. ref. v∗dc 700 V 800 V [2.6, 3.2] s
3. dc-link Resistor, R 60 Ω 120 Ω 4.7 s
Figure 2.22 Experiment: Three-phase cur-
rents of proposed approach at
steady-state for the proposed
modulation (top) and the mod-
ified one (bottom). R = 60Ω,
and vdc = 800 V.
Figure 2.23 Experiment: Harmonic spec-
trum of phase a currents shown
in Fig. 2.22 for the Original al-
gorithm (left) and the modified
one (right).
spectrum of these currents are shown in Fig. 2.23, where the total harmonic distortion
(THD) of the original algorithm is 3.6 %, whereas the modified one yields a THD of 2.6%.
As mentioned, the amplitude of the harmonic corresponding to the switching frequency
(n= 200) is reduced with the modified algorithm.
To depict the effects the change in the parameters have on the system variables during
experimental verification, Fig. 2.24 and Fig. 2.25 are depicted. Fig. 2.24 shows the vdc
variable and its reference v∗dc during the changes considered in Table 2.3. This figure
validates the outer controller performance as it regulates vdc towards v∗dc. As it can be
seen, the changes in R act as external perturbations that are rapidly compensated, while
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Figure 2.24 Experiment: dc-link voltage
and its reference evolution dur-
ing Test A for the original (top)
and the modified (bottom) algo-
rithm.
Figure 2.25 Simulation and Experiment:
Evolution of the instantaneous
active power and its reference
for both the original algorithm
(top) and the modified one (bot-
tom).
the progressive change in v∗dc is properly tracked. At the same time, Fig. 2.25 depicts the
active power p and its reference p∗ during the same experiment. In this case, this figure
depicts the well behaviour of the inner controller, which uses the model-based direct power
control, as p is regulated towards p∗. In order to validate the experimental results, some
simulations are carried out under the same scenario and they are also plotted in the same
figure. The simulation and experimental results are similar but for the power chattering,
which is expected to be larger in the experiments due to non-modelled effects such as sensor
nonlinearity, samples delay, gating dead-times, among others. The reduced chattering
when using the modified algorithm can also be seen in this figure both in simulation and
experiments.
Test B: Capacitor voltage balance
In order to test the behaviour of the proposed capacitor voltage balancing controller,
Fig. 2.26 shows the evolution of the error signals vd1,vd2 and vd3 when they start at an
unbalanced situation, i.e. values different from zero, in simulation and experiments for the
original and the modified algorithm. Additionally, several tests have been carried out for
different values of k1,k2 and k3 to depict the effect the tuning of these control parameters
has on the system performance. As it can be seen, the larger the control parameters, the
faster the error signals are regulated towards zero, which is an expected outcome given
(2.78)–(2.80), although, larger values could make the duty ratios to saturate more easily
under transient conditions. Therefore, there is a tradeoff between balancing time and
possible transient distortion. Nevertheless, given that a common rectifier application is
not expected to alter the capacitor voltage balance externally to the balancing controller, it
is recommended to select the minimum values of k1,k2 and k3 that guarantee balanced
operation in steady state.
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Figure 2.26 Simulation and Experiment: Evolution of the error signals vd1,vd2 and vd3
when starting from an unbalanced situation for the original en the modi-
fied algorithm. Several values of k1,k2 and k3 are tested simultaneously:
0,10−5,2 ·10−5,5 ·10−5,10−4,2 ·10−4. Dashed plot shows the behaviour
when k1 = k2 = k3 = 0.
Conclusions and future lines of research
This approach designs a specific controller for the balancing of the capacitor voltages in
five-level DCC. The way this approach is modelled differs from the typical modulations
schemes such as CB-PWM or SVM as the modulation stage is implicit in the control
algorithm, given the duty ratio manipulation. Additionally, one remarkable advantage of
the proposed balancing controller is that it is not affected by changes in the modulation
index, and thus the range of operating points is extended in comparison with other solutions
found in the literature. Furthermore, a modification in the original proposal is included
in order to improve the steady-state performance without sacrificing any of the obtained
benefits and with very low added complexity. Simulation and experimental results validate
the achievement of common control objectives for grid-connected applications, while
capacitor voltage balance is ensured. Besides, the extension of this approach to other DCC
topologies is straightforward.
As future line of research, the analysis of the duty ratio saturation effect on the transient
performance and possible solutions to it could derive a more robust solution. In this regard,
variable values of k1,k2,k3 can be a potential solution to further reduce commutations and
solve the duty saturation issues, while still guaranteeing capacitor voltage balancing.
2.3.4 Integrated control and modulation for interfacing solar panels to the grid through
five-level DCC
This section introduces one contribution of this dissertation that considers the previous
approach to be used for a particular application placed within the context of photovoltaic
energy. For this, the solar cells are disposed in such a way that four arrays are formed,
whose design voltage is close to the nominal value of each capacitor of the five-level DCC.
Then, they are serialized and interfaced with the grid using the stated five-level converter.
The aim of this approach is to avoid the requirement of dc-dc converters to control the
2.3 Five-level DCC 95
Figure 2.27 Example of power curve for two different irradiances and the corresponding
maximum power point.
voltage of each solar cell group. Instead, the regulation voltage is achieved by means of
the previous proposed integrated control. This particular application and extension of the
five-level DCC integrated control has been presented in [118].
Maximum power point tracking principle of solar cells
The power efficiency of a solar cell highly depends on the voltage-current curve, which
can vary according to the irradiance and temperature. Therefore, the maximum collectable
power of the solar array is reached for a particular voltage (referred as vMP). In order to
improve the efficiency, it is necessary to regulate the solar cell voltage towards this value.
For this, an active search of vMP is carried out by the process of the so-called maximum
power point tracking (MPPT), which iterates over the solar cell voltage measuring the
resulting power. Generally, the power curve presents only one maximum, and thus vMP can
be tracked by measuring the derivative of the output power over the solar cell voltage [121].
An example of this curve is shown in Fig. 2.27 where the maximum power voltage for
two different irradiances is shown. Note, however, that these ideal power curves are for a
single solar cell whose voltage and power production is too low to be considered alone.
For this, the solar cells are serialized until their added voltage reaches a voltage that can
be handled more easily. Besides, by doing so, only one MPPT is used for the whole set of
solar arrays.
Objectives
Considering the above, the following objectives are considered
• Use a five-level DCC to interface four serialized arrays of solar cells to the grid,
where the value of vMP for each array is expected to be close to vdc/4.
• Avoid the requirement of dc-dc converters by directly regulating each solar cell
array voltage in such a way that the MPPT is carried out.
• Manage the produced power by each solar cell array so they flow into the grid.
• Devise an approach that avoids the distortion generated by unbalanced capacitor
voltages in five-level DCC.
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Figure 2.28 Proposed approach that interfaces four solar arrays with the grid with no need
of dc-dc stage.
The proposed solution is shown in Fig. 2.28 that covers the first two stated objectives. The
third and fourth objectives are covered when using the integrated control exhibited in the
previous section, however some modifications have to be considered that will be exposed
in the following sections.
Solar arrays
For this approach, the solar arrays are attached individually to each dc-link capacitor
with no inclusion of DC-DC stage. An external MPPT (not exhibited in the current







c4. This work do not develop the MPPT implementation but assumes that
the reference voltages are given externally and that they do not change abruptly (much
slower dynamic than the outer loop controller). Given that the four solar arrays can output
different values of active power, the current that goes through them can also be different.
For this, following the same notation than (2.50)–(2.52), the following current differences
are defined
h1 = is4− is1 (2.89)
h2 = is3− is2 (2.90)
h3 = is2− is1, (2.91)
which will be used later for the updated modelling of the capacitor voltage dynamic.
Corrected model in αβ coordinates
The averaged model that uses (2.38) is still considered for this approach, although the
equal capacitor voltage balance assumption can not be longer accepted given the nature of
the application. For this, (2.44)–(2.45) are modified considering the definition of the error








































where u1,u2 are the control signals defined in (2.57) and (2.58), and
hd1k =−2dk1 +dk2−dk4−2dk5 (2.94)
hd2k =−2dk1−3dk2−dk4−2dk5 (2.95)
hd3k =−2dk2 + 2dk4 (2.96)
for k = α,β. Note that terms hd1k ,hd2k ,hd3k are included to correct the effect that the
error signals will have on the current dynamics. Taking into account this formulation, the
fourth objective is considered. It is worth mentioning that the inclusion of these terms that
depend on several duty ratios will change the duty ratio obtainment shown in (2.81)–(2.82)
as it will be exhibited later.
Similarly, the dynamic of the error signals vd1,vd2 and vd3 is modified to include h1,























In this case, the control signals u3, . . . ,u8 follow the definition given in (2.59)–(2.64), but
u1 and u2 have to take into account the new formulation given in (2.92) and (2.93). For
this, u1 and u2 are reformulated as u′1 and u′2 as follows
u′1 = u1 +
1
vdc
(vd1hd1α +vd2hd2α +vd3hd3α) (2.100)
u′2 = u2 +
1
vdc
(vd1hd1β +vd2hd2β +vd3hd3β ) . (2.101)















Consequently, any well-known current controller can be implemented to define the
value of u1 and u2 [25]. In the following, a PI current controller in rotating synchronous
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reference frame dq, which has been already explained in the introduction section, is

























where id, iq are the measured phase currents in dq, i∗d, i
∗
q are their respective references,
and ud, uq are the current control signals in dq reference frame that have to be translated
to αβ
u1 = ud cos(ωgt)−uq sin(ωgt)
u2 = ud sin(ωgt) +uq cos(ωgt) .
The outer loop control is kept the same than in the previous approach, and the cur-
rent references are obtained through the instantaneous power theory as exhibited in the
introduction section.
Lastly, the capacitor voltage controllers presented in (2.75)–(2.77) have to be modified
taking into account the presence of h1, h2 and h3, and that the controller no longer aims
to regulate the error signal towards zero, i.e. equal capacitor voltages, but to a particular
value defined by the capacitor voltage references. In this regard, variables v∗d1, v
∗
d2 and
v∗d3 are defined as references for the error signals
v∗d1 = v
∗
c4−v∗c1 , v∗d2 = v∗c3−v∗c2 , v∗d3 = v∗c2−v∗c1 , v∗dc = v∗c1 +v∗c2 +v∗c3 +v∗c4 ,
where v∗dc is no longer defined by the user, but it is the result of applying the desired
capacitor voltage defined by the MPPT algorithms. Consequently, the outer loop regulates
vdc towards v∗dc, whereas the error signal controllers are formulated as follows
u3 = iαPI(v∗d1−vd1) (2.104)
u4 = iβPI(v∗d1−vd1) (2.105)
u5 = iαPI(v∗d2−vd2) (2.106)
u6 = iβPI(v∗d2−vd2) (2.107)
u7 = iαPI(v∗d3−vd3) (2.108)
u8 = iβPI(v∗d3−vd3) , (2.109)
where PI(x) = kbalp x+kbali
∫ t
0 xdτ . The closed-loop dynamics of the error signals result
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dvd3
dt
= I2PI(v∗d3−vd3) +h3 ,
where each integral term compensates for the corresponding current unbalance h1, h2 or
h3, whereas the proportional terms ensure the capacitor voltage signal error tracking.
Modulation stage
Similarly to the previous approach, once u1, . . . ,u8 are determined applying the corre-
sponding controller, the duty values dαj and dβj for j = 1,2,4,5 can be obtained by
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 , Tvd =

−3 1 2 3
1 −3 −2 −1
2 −2 −4 −2
3 −1 −2 1
−1 3 2 1
−2 2 4 2

.
From (2.110)–(2.111), the αβ duty ratios are obtained for levels 1,2,4 and 5. It is
worth recalling from the integrated control approach that the duty ratios of level three are
later determined from the duty ratio restriction
∑5
j=1 dij = 1 for each phase i = a,b,c.
However, as stated in the integrated control approach, there are still four degree of freedoms
associated to the values of dγ1,dγ2,dγ4 and dγ5. In the previous section, it was assumed
that the error signals at steady-state are close to zero, and thus the control variables
u3, . . . ,u8 are also close to zero, which means that duty ratios of levels 2 and 4 are almost
not used. In this case, this is not longer valid as the control scheme implements a PI
controller whose integral term may result in a bias value in steady state. Due to this,
the γ duty ratio determination deserves special attention as the dij are more likely to
saturate. The algorithm improvement is initially considered but with the aim of avoiding
dij saturation.
In the following, a guideline to derive the values of dγj for j = 1,2,4,5 is given. The
boundaries of dij for each phase i are∑
j=1,2,4,5
dij ≤ 1 (2.112)
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dij ≥ 0 for j = 1,2,4,5 . (2.113)
On the one hand, from (2.112) one upper bound for the four levels can be formulated
from each phase boundary. Defining, dSγ =
∑
j=1,2,4,5 dγj and considering the reverse
Clarke transformation, three limits are given





































On the other hand, from (2.113) one lower bound for each level j can be derived from
the three phase boundaries.
phase a: dγj ≥−
√
2dαj (2.117)
















Notice that both boundaries are reflected as a set of three equations, but only the most
restrictive one would apply. The solution adopted in this work goes through selecting
the minimum values of dγ1 and dγ5 that fulfill (2.113), and then dividing among the
three remaining levels j = 2,3,4 the spare value of dSγ until the upper bound is reached
(2.112). The first selection pursues to reduce the commutations similarly to the previously
presented algorithm improvement. The second choice is made in order to assure that levels
2,3 and 4 always appear in the output waveform, and thus avoiding large jumps, such as
di2 6= 0,di3 = 0,di4 6= 0. With this approach, saturation is pushed to the limit, and in the
case some dij saturates, that would mean that either saturation was unavoidable for the
given conditions or large jumps were necessary to be included. For the sake of simplicity,
in the following simulations, those cases would simply be trimmed to [0,1].
In summary, the values of dγj are determined in five steps
1. The most restrictive values of (2.112) and (2.113) are determined. For this, the
minimum value of (2.114)–(2.116) is considered and referred as dSγm , while the
maximum boundaries given by (2.117)–(2.119) for each level j are considered and
referred as dγjm .
2. Levels 1 and 5 are directly assigned considering the maximum boundary: dγ1 = dγ1m ,
dγ5 = dγ5m . This is the same procedure than the improved algorithm considered in
the previous approach and guarantee that, at least, two commutations are avoided.
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3. The spare value of dSγm—referred as dγrem—is determined considering the minimum
value of dγ2 and dγ4 from (2.117)–(2.119). That is,
dSγrem = d
S
γm −dγ1−dγ5−dγ2m −dγ4m .
4. Then, dSγrem is divided equally among the three remaining levels (2,3,4) and added to




γrem/3 +dγ2m dγ4 = d
S
γrem/3 +dγ4m
5. It is checked whether the previous operation was feasible, i.e. dSγrem ≥ 0. If so, no
change is performed; else, some restriction is violated and the corresponding duty
ratio would saturate. In order to reduce this saturation impact as much as possible, it
is proposed to make duty ratio of level 3 equal to zero, that is, making dSγrem = 0 in
the previous equations and recalculating the values of dγ2 and dγ3.
To depict an example of this distribution, Fig. 2.29 shows a generic diagram where the
cases of no saturation (dSγrem ≥ 0) and saturation (d
S
γrem < 0) are depicted.
Figure 2.29 Sample of dγj distribution for a case where no duty ratio saturation will be
produced and for a case where some duty ratios will saturate.
At this point, the dγj values for j = 1,2,4,5 are determined and the reverse Clarke
transformation can be performed to obtain the equivalent duty ratios in abc. Lastly, the
duty ratio constraint for each phase i,
∑5
j=1 dij = 1, is considered to obtain di3. Note
that, given to the previous step 4 and when no saturation takes place, it is guaranteed that∑
j=1,2,4,5 dij < 1, and therefore the duty ratio of level 3 will not be zero.
Simulation Results
This section is devoted to present the simulation results when applying the previous algo-
rithm to the system described in the previous section. The system and control parameters
are depicted in Table 2.4. For the solar arrays, variables vMPCp for p = 1,2,3,4—the
102 Chapter 2. Contributions to Diode-Clamped Converters
Table 2.4 5L-DCC system and controller parameters.
Parameter Value (Units)
Inductor, L 2 (mH)




Grid frequency, f 50 (Hz)
Reactive power reference, q∗ 0 (kVA)
Prop. dc-link PI controller,Kdcp 0.05
Int. dc-link PI controller,Kdci 1
Prop. current controller,Kp 15
Int. current controller,Ki 25
Prop. cap. bal. controller,Kbalp 0.001
Int. cap. bal. controller,Kbali 0.005
Table 2.5 Values of vMPCp
and pmaxCp .
Cap. Volt. Power
C1 260 V 5 kW
C2 210 V 4 kW
C3 180 V 3.6 kW
C4 250 V 4.7 kW
Figure 2.30 Three-phase currents in steady-state.
capacitor voltages at which the output power is maximized—are given along with the
corresponding maximum power achievable pmaxCp in Table 2.5. The solar power curves
(Curve p−V ) are emulated for each solar array p as a second-order polynomial equation
with a maximum at (vMPCp ,p
max
Cp ) and different bias in order to simulate different behaviors.
To evaluate the evolution of the current proposal, the simulations start with v∗cp = 200
V for p= 1,2,3,4 and, from t= 0.7 and on, these values are updated progressively until
they reach vMPCp simultaneously at t= 1.
The three-phase currents at steady-state are shown in Fig. 2.30 where the zoomed area
depicts the current when the system has reached steady state with its maximum power
production. Besides, it can be seen that the current amplitude change along the simulation
according to the obtained power. It is worth mentioning that there is a current sag at
t= 0.7 s due to power required to increase the capacitor voltages. In this regard, it can be
seen how the proposed converter starts increasing the delivered power once the capacitor
voltage references have been reached at t= 1 s.
The output power of each solar array and the capacitor voltage evolution are shown in
Fig. 2.31 and Fig. 2.32, respectively. As expected, the capacitor voltage balance controller
is able to track the references while the obtained output power is maximized. Considerably
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large differences in the capacitor voltage at steady-state conditions are tested, which proves
the feasibility of the current proposal to track different capacitor voltages. Besides, note
from Fig. 2.27 that the variation of vMPCp for different irradiances is far less noticeable
than the change considered in this test, which proves the conservative of these simulations.
Lastly, in order to prove the effectiveness of the corrected model and consequent modifi-
cations in the duty ratios obtainment, Fig. 2.33 is plotted. Thanks to the corrected model,
the capacitor voltage unbalance at steady-state has no effect on the current distortion.
Indeed, the THD value is reduced, as shown in Fig. 2.33 (top), due to the increment in
the amplitude of the fundamental component, as the output power is increased without
generating further distortion. With regard to the output waveform, Fig. 2.33 (bottom)
depicts the phase a switching state at steady-state conditions, where it can be seen that
during one third of the grid period the five levels are used, whereas no large jumps are
produced thanks to the proposed dγ distribution.
Conclusions and future lines of research
This section exhibits a potential application of the developed integrated control to interface
several solar arrays with the grid using only a five-level DCC. With this and considering
that no dc-dc stages are required, a potential reduction in size and improved efficiency can
be achieved. It is also shown that the maximum power point tracking capability is possible
to achieve by providing this algorithm with the references for the capacitor voltage values.
The potential lines of research includes the extension of this approach to different
topologies and number of levels, the analytical study of the duty ratio saturation and
how the dγ distribution affect them, experimental verification, and the effect the ground
coupling or current leakage of solar arrays may have on the performance of this approach,
among others. Additionally, the inclusion of high-efficient isolating DC-DC stages could
be also considered. With this, the solar arrays can be interfaced with the dc-link capacitors
in such a way that, combined with the voltage regulation capabilities of this approach, the
application offers a wide flexibility in the voltage range of the operating point.
Figure 2.31 Evolution of the power ex-
tracted from each solar array
(pCp = vcpisp) in kW.
Figure 2.32 Evolution of the capacitor volt-
ages (solid) and their references
(dashed) in V.
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Figure 2.33 THD value of the three-phase currents during the test considered (in % of
current amplitude) (top); and switching state of phase a (Output waveform)
and its averaged value (bottom).
2.3.5 Thermal analysis of the integrated modulation and control approach. Comparison
with the improved algorithm
This section presents a contribution of this work that focuses on analyzing the effect the
integrated control and modulation approach presented in Sect. 2.3.3 has on the conductive
losses [119]. Besides, the algorithm improvement, also presented in Sect. 2.3.3, is included
in the analysis and used for comparison. With this, some conclusions are drawn on which
approach is more feasible to increase the life expectancy of the switching devices. The
switching losses are not included in this analysis due to its dependence with the operating
conditions, as it is explained later.
Thermal management
Device temperature concern is leading a new concept of power converter design known as
thermal management [122]. This is due to the undesired effects that high temperature or
temperature changes may have on power device reliability and durability. Consequently,
temperature is a key point that has to be taken into account in order to extend the expectancy
of power device lifetime [123]. The current going through each power device creates
a power flow that yields cyclic heating and cooling intervals. Considering the different
thermal expansions coefficients of the components inside the power device, these intervals
create mechanical stress that are translated to aging and, consequently, reduced lifetime
expectancy [124]. Therefore, it is critical to reduce its magnitude in order to reduce
long-term expenses [125]. In this sense, active thermal control (ATC) is a technique that
takes into account these effects and modifies the overall performance in such a way that
the amplitude of these cycles or the averaged temperature level are decreased.
2.3 Five-level DCC 105
In the case of multilevel power converters, this is of special importance as, depending
on the topology, some semiconductors might be closed longer than others which entails
more conduction losses and therefore bigger thermal aging effects. As a consequence,
these devices are more likely to reach its lifetime end than the others, increasing the cost
of maintenance. As a result, several studies have been carried out to consider the thermal
management into the control of multilevel converters [126–128].
The approach presented in Sect. 2.3.3 uses all levels within a switching period, whereas
its improvement can skip some of them. Using several levels could yield higher switching
losses than other known approaches for multilevel converters, although it could make the
dissipated power to be more equally distributed among the semiconductors, reducing the
thermal cycles and aging. The switching losses highly depend on the switching frequency,
the point of operation and how the levels are sequenced in the output within a switching
period. However, in multilevel converters, as the device blocking voltage is reduced by the
introduction of several levels, their magnitude for every device is considerably reduced in
comparison with two level topologies that hold the same dc-link voltage. Nevertheless, a
tradeoff comparison dependant on the operating point has to be made to determine which is
the most suitable approach. Because of this, the switching losses have not been considered
in this analysis as it would not yield any straight conclusion. Moreover, using a turn-off
snubber circuit translates part of the power dissipation due to switching to the external
circuit, and thus it reduces the heating caused by the switching of the device.
This section exhibits the two proposed approaches and compares them in terms of
thermal effects.
Conduction losses
The considered modulation approaches will yield different losses profiles as the conducting
time and turning-on/off cycles of the power devices differ depending on the levels used.
The higher the duty ratio, the higher the conducting time of the power devices. Therefore,
the analysis will focus on a generic phase i and the conduction losses of the four upper
semiconductors {Si1,Si2,Si3,Si4} considering that the lower ones will have a symmetrical
behaviour. Also, no dead time is considered as it can be emulated as an extension of the
duty ratios [129].
It is also worth to mention that the current will not always go through the switching
device but through the anti-parallel diode sometimes—whenever the phase current ii > 0—
which would change the losses profile. However, considering the periodical behaviour of
the phase current and that this section aims for a comparative analysis, only the losses
generated in the switching devices are considered, i.e. only when ii ≤ 0. In this way, a
variable called switching device usage Sin
u can be defined as follows
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0 if ii > 0 ,
(2.120)
which represents the averaged current that goes through the device Sin for n = 1,2,3,4
and i= a,b,c over a switching period. The greater this value, the greater the conduction
losses. To derive an estimation of the module’s lifetime, the Coffin–Manson–Arrhenius
model [130] can be used, which provides the expected number of cycles to fail (N ) as a
function of the heating cycle and amplitude of it. This model highlights that the greater
the temperature range of the cycle or the maximum reached temperature, the smaller the
value of N . Consequently, reducing these two parameters is a way to provide thermal
management of the devices, extending its expected lifetime span.
In order to perform the comparison, the duty ratio values of each modulation approach
have to be obtained. For this, it is worth recalling that the main differences between the
two considered modulations are in the values of dγj , which, when transformed to the
abc frame, modify all duty ratios of the corresponding level j = 1,2,4,5. Considering
steady-state conditions with balanced capacitor voltages,


















u3,...,8 ≈ 0 , (2.121)
where U ∈ [0,2], I are the amplitude of the control signal and the phase currents in abc,
respectively; σ is the phase-shift of the currents; and ωt is the grid angle. Note that U
is proportional to the modulation index m as U = 2m, where U = 2 is the maximum
instantaneous output voltage achievable (i.e. m= 1). Given that, from (2.121), variables










 |ii| for n= 1,2,3,4 (2.122)

















where Tαβ→i is the transformation vector of duty ratios from αβ to phase i, and Eqs.
(2.123)–(2.126) were defined from the control output, as it has been shown in Sect. 2.3.3.
Eq. (2.122) exhibits that the differences in the device usage within the same phase at
steady state relies mainly on the value of dγj . The lower its value for level j, the more
similar the usage between the devices n < 6− j and the devices n ≥ 6− j. It is worth
mentioning that the device usage exhibited in Eq. (2.122) is referred only to the four upper
semiconductor devices, which explains their only dependence on dk5, as it is the duty
ratio that turns them all on. Were the four lower semiconductor devices to be considered
instead, the device usage would be dependant on dk1.
Following the presented approaches, the value of
∑
dγj |ii| for each possible value of n
is:

















γ3 )|ii| n > 2
, (2.128)
where Approach 1 is the one that considers fixed values of dγj (values kγj) for j = 1,2,4,5,
while Approach 2 defines the value at every instant, and thus it will be referred as dApp2γj
for j = 5,3—note that dApp2γj for j = 2,4 are equal to zero due to the steady-state condition
of dkj = 0. The values of the first approach are selected by the user, but the second ones
are given from the approach algorithm. Notice that dγ3 is obtained from applying the
Clarke transformation to the restriction of
∑5
j=1 dij = 1 which results in the condition∑5
j=1 dγj =
√
3, as exhibited in Sect. 2.3.4. Consequently, the device usage can be
obtained from using these values into Eq. (2.122) and considering steady-state conditions
(2.121). The usage is proportional to the current amplitude, so it can be normalized for
comparative purposes (I = 1).
In the following, the device usage of the switching device Si4 is considered as it is the
most used device among the four upper devices (similarly, Si5 would be the corresponding
one among the four lower devices). Assuming steady-state conditions and the parameters
shown in Table 2.6, the device usage Si4
u is depicted in Fig. 2.34 for different values of σ
and for the two considered approaches. From this image, it can be seen that the Si4
u values
for approach 2 are generally greater than those for approach 1, which means that approach
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Figure 2.34 Usage Si4
u for U = 1.60 and normalized current along a grid period and
different values of σ. Approach 1 is depicted as a mesh (blue) while approach
2 is depicted as a surface (red).
1 achieves lower usage when compared to the second approach. Indeed, the use of more
levels in the output waveform reduces the time each of those levels are used, which, in
steady state, results in having a more spread usage among the switching devices, and thus,
lower conductive losses.
Table 2.6 Equation parameters used for the Si4
u computation shown in Fig. 2.34.
Par. Value Par. Value
kγ1 (
√
3−0.3)/2 Contr. signal Ampl., U 1.6
kγ2 0.1 Current Ampl., I 1 A




On the other hand, Fig. 2.35 depicts the results of integrating Si4
u over a grid period
as a function of σ for different values of U for the first approach (App1), the second one
(App2) and, for comparative purposes, for the two-nearest-level modulation (2L). The
latest is the result of using only the two nearest levels around ui, i.e. the only dij 6= 0 are
for j = floor(ui+3) and j = ceil(ui+3). Notice that σ is related to the power factor (PF)
as PF≈ cos(σ) in ideal steady-state conditions. It can be clearly seen that the first approach
yields lower values of the integral of the usage, which reinforces the statement that the first
approach achieves lower conductive losses, and thus, better thermal management. In order
to depict the different performance of the approaches and the two-nearest-level modulation,
Fig. 2.36 depicts the duty ratios of each switching device Si1,...,4 with U = 1.6.
In general terms, over a grid period, the PF barely modifies the value of Si4
u, and it is
clear that the 2L approach yields the worst result in terms of usage. This is due to the
fact that the 2L approach uses only two levels, which results in larger values of the duty
ratio of the levels involved, which indeed creates large differences in the semiconductor
usages. Besides, 2L approach does not tackle the capacitor voltage balance issue, but it
was considered in this analysis for comparative purposes. The differences between App1
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Figure 2.35 Integral of the Si4
u over a grid
period as a function of σ and
three different values of U for
the three approaches.
Figure 2.36 Duty ratios of switching de-
vices {Si1, Si2, Si3, Si4} for the
three considered approaches
with U = 1.6.
and App2 can be seen in the usage of Si3 and Si4 compared to Si1 and Si2. The computation
of dγj to suppress some commutations results in bigger values of di3, which increases
the usage of Si3 and Si4, resulting in a more uneven usage distribution when compared to
App1.
Simulation results
Lastly, some simulations are carried out to further depict these differences. The used
controllers and control parameters are the same than those shown in Sect. 2.3.3. The
circuit parameters are presented in Table 2.7, and three different tests are carried out to
evaluate the steady-state performance:
1. q∗ =−25 kVA, R=∞Ω (which yields p∗ = 0 W)
2. q∗ =−10 kVA, R= 43Ω (which yields p∗ = 15 kW)
3. q∗ =−5 kVA, R=∞Ω (which yields p∗ = 0 W)
Table 2.7 Simulation and circuit parameters.
par. Value par. Value
Filter Inductance, L 2mH dc-link capacitors, C 3.3mF
dc-link volt. ref., vdc 800 V Grid Volt. 220 Vrms
Cap. volt. bal. par., k1,k2,k3 2·10−4 Switching freq., fs 10 kHz
The simulations are summarized in Fig. 2.37 where the main differences in the two
approaches and the 2L approach can be seen. The switching states are depicted in the
upper graph where it can be seen that, whereas the Approach 1 (App1) uses all levels
every switching period, Approach 2 (App2) skips some of them. Similarly, the upper-mid
graph shows the current through Sa4 including the anti-parallel diode. Notice again that
Approach 1 conducts every period, in contrast to Approach 2. However, by looking at the
lower-mid graph, where the conduction losses are depicted, using the integrated IGBT
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Figure 2.37 Simulation results for the three test considered in phase a. Upper graphs show
the switching states; upper-mid graphs show the current through the device
Sa4 ; lower-mid graphs show the conduction losses computed in simulation;
and lower graphs show the normalized current and output voltage for phase a.
model 5SNA1600N170100 for parasitic parameters determination, it can be seen that the
overall conduction losses are worse for Approach 2 when the current goes through the
device (ia ≤ 0). Considering this, it can be said that Approach 1 offers a better profile for
the conduction losses that, in global terms, will yield less thermal stress for the device. On
the other hand, the conduction losses when the current goes through the diode is worse for
the Approach 1 than the Approach 2, although diodes has usually longer life expectancy
and less voltage drop than the switching devices. Therefore, its impact on the equipment
life expectancy is less strident. In any case, both approaches offer a better profile for the
conduction losses than the two level modulation approach according to Fig. 2.35 and Fig.
2.37. Not only its integral is smaller but also the conduction losses are more spread among
the switching devices, reducing the thermal cycling effect and approximating the lifetime
end of all switching devices.
Conclusions and future lines of research
This brief analysis exhibits one additional benefit of the proposed integrated control
and modulation approaches when compared with the well-known two-nearest level (2L)
modulation, which is that the conduction losses are more equalized among switching
devices. It is also worth mentioning that the 2L modulation approach was included here
for comparative purposes, although this modulation could not be used alone in a five-level
DCC as the capacitor voltage balancing issue is not taken into account. It is also worth
mentioning that, as a result from this analysis, the modified algorithm of the integrated
control and modulation approach yields worse conduction losses profile when compared
with the original algorithm. However, the modified algorithm would yield lower switching
losses which might compensate the bigger conduction losses depending on the operating
conditions. In any case, the more suitable approach would be determined by the operating
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conditions and the target application, and thus they have to be evaluated considering both
losses profiles.
Further comparisons with other well-known approaches with balancing capabilities,
such as some variations of SVM, could be considered as future lines of research, including
those optimal modulations that take the conduction losses into account (such as some
particular formulations of FCS-MPC). Furthermore, another line of research could consider
this analysis as a base to develop an active thermal management of the switching devices
of a five-level DCC using the degree of freedom related to dγj exhibited in the integrated
control and modulation.
2.3.6 Optimal modulation based on mixed-integer linear programming
Despite the fact that the previous solutions and analysis came up with a feasible solution
for five-level DCC, they have not been designed to achieve optimal results. In fact, the
switching losses are not negligible compared to other approaches, and they can even
outweigh the benefits exposed in the previous section.
For certain applications, it may be necessary to aim for better solutions that achieve
lower switching losses or reduced current distortion. In this line, there are some techniques
that optimize a certain performance index, as in [131] where genetic algorithms are used
to eliminate specific harmonics from the output voltage; the approach presented in Sect.
2.2.5 [93] where hybrid dynamical systems theory is used to obtain a new control law for
three-level converters with stability guarantee; or the well-known finite control-set model
predictive control (FCS-MPC) where knowledge about the system is used to select the more
appropriate discrete state according to a model-based prediction [89]. In order to guarantee
that the optimal position is selected among the finite set of possible switching states, most
of these approaches use a weighted cost function that takes into account some performance
indicators and the system model. Thanks to this, some performance indicators can be
prioritized over others by changing the weights. However, in contrast to other common
approaches, such as SVM or CB-PWM, they allow commutations only at the sampling time
instants, where the cost function is evaluated, and thus, they lack the ability of allowing
commutations at any time instant inside the sampling period. Consequently, they usually
need larger sampling frequencies to obtain similar switching performance, in addition to
higher computational effort than those that are PWM-based.
This section presents a contribution of this dissertation regarding an optimal formulation
for multilevel converter modulation based on mixed-integer linear programming extracted
from [132], which has been presented in [117]. A distinctive feature of it is that it considers
averaged models for the modulation, i.e. the duty ratios, which allows the modulation to
perform similarly to PWM-based approaches in terms of switching ripple. With this, an
optimal solution can be derived without abandoning the main benefits of PWM solutions.
In contrast to the above-mentioned optimal solutions, where the switching states are
computed directly, the resolution of the optimization problem determines which levels
per phase are used in the current switching period, i.e. which duty ratio dij 6= 0 for each
phase i = a,b,c. This method does not need to approximate the model in discrete time,
which is a notable difference from the typical MPC [133].
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Optimization problem formulation
The optimization formulation is developed for the modulation stage, which is in charge of
commanding the switching devices in such a way that the current/power controller output
is properly carried out in the system. For this, the formulation is based on the averaged
model of the system that uses the duty ratio dij concept, which has been presented in Sect.
2.1.1. Due to the nature of multilevel converters, the capacitor voltage balancing issue has
to be addressed as well. Then, the optimization considers as constrains the fulfillment of
the desired output voltage (controller output) and the capacitor voltage balance, while the
output of such formulation are the duty ratios of every phase i and level j. The optimality
is sought in reducing the number of commutations as much as possible, in order to reduce
the switching losses, at the same time that some undesired solutions are weighted to be
avoided as far as possible. In the following, the optimization problem that has to be solved
every sampling time is formulated along with its inputs, contraints and outputs.
Constraints
Considering that the formulation uses the duty ratios concept, the constraints are the
following ones
• The sum of the duty cycles for each phase has to be one (equality constraints)
5∑
j=1
dij = 1; i= a,b,c. (2.129)
• The outputs of the power controller (u1 = uα,u2 = uβ) transformed to abc (referred











−2da1−da2 +da4 + 2da5−2db1−db2 +db4 + 2db5
−2dc1−dc2 +dc4 + 2dc5
 (2.131)
where x is the degree of freedom that results from the homopolar components,
i.e. the dγj values in the integrated control and modulation approach. For the
current approach, the dγj values are no longer considered, and variable x is used
instead, which will be considered in the optimization formulation. Note that with
this formulation, the homopolar component is no longer separated into four variables
as it was the case of the integrated control and modulation approach, but represented
with only one variable, that is x. In this way, the non-zero duty ratio values that
input the modulator can be managed more easily.
• The balancing error signals vd1,vd2,vd3 are imposed to go to zero monotonically,
i.e. making |dvdp/dt| ≤ 0 (inequality constraint) for each error signal p = 1,2,3.
Since the optimization formulation requires a generic formulation and the sign of
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Figure 2.38 Large jumps index sample.
Table 2.8 Large jump notation.
Index Levels Index
m (jm1,jm2) qm
1 1, 3 1
2 2, 4 1
3 3, 5 1
4 1, 4 2
5 2, 5 2
6 1, 5 3
each vdp is unknown initially, the eight possible cases, corresponding to the eight
combinations of signs, have to be considered.
Cost function
The cost function should be formulated in such a way that it reflects the objectives
pursued for the converter from a practical point of view. For this, the optimal result should
attend the following considerations
• Minimization of the number of commutations, i.e. the duty ratios dij that are
different from zero. With this, the switching losses are reduced as much as possible.
• Some sets of duty ratios are not desired and they should be penalized. These
are the cases of what is referred as large jumps from now on, that is ∃k1,k2 6=
0 ∈ N s.t. di(j−k1) 6= 0, dij = 0, di(j+k2) 6= 0. Considering that the levels whose
duty ratios are not zero will be sequenced by the modulator, it is not desired to
have transitions between two non-consecutive levels as they introduce larger output
voltage changes, more voltage stress on the switching devices, and larger current
ripples. This consideration could be introduced as a constraint, but it may lead to an
infeasible optimization problem. Hence, they are included here in the cost function
as a penalization.
The first consideration is taken into account by introducing a set of integer variables sij ≥ 0
for every phase i and level j in such a way that sij must be equal to one if dij 6= 0. By
imposing sij to be integer and
sij−dij ≥ 0; sij ≥ 0 , (2.132)
the value of sij is forced to be greater than one if dij > 0. Thanks to this, the commutation







The second consideration can be included in the cost function as follows. Firstly, the
large jumps are classified using the indexm: there are six possibilities (depicted in Fig.
2.38, where the jumps are depicted from lower levels to higher ones, but the reverse case
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follows the same notation) whose notation and levels involved are shown in Table 2.8.
Secondly, they have to be detected, and thirdly, penalized in the cost function. Using
variables jm1 and jm2 for the outer levels in the considered jump, the detection stage
for phase i must search for the occurrence of dij 6= 0 for j = jm1,jm2 and dij = 0 for
jm1 < j < jm2, which would mean that no level is active between the outer levels jm1 and
jm2. This can be accomplished by introducing two additional integer—in fact, binary—
variables rim, pim for i= a,b,c andm= 1, . . . ,6 and two additional constraints. Variables
rim are used to detect when the border levels (jm1,jm2) are both active for the solution
candidate under consideration, while variables pim are used to detect if, additionally to
rim = 1, the intermediate levels are all inactive. In general terms, these two constraints
are expressed for everym= 1, . . . ,6 and i= a,b,c as:




sij ≤ 0; pim ≥ 0 (2.135)
In this way, the penalization for large jumps can be included in the cost function by
penalising the existence of pim = 1. Furthermore, an additional integer variable qm is
used to penalise larger jumps by making it equal to the number of additional switches this
large jump implies, that is, qm = jm2− jm1−1 (also shown in Table 2.8). In this way,






In summary, the optimization problem formulation and the involved variables are de-
picted in Fig. 2.39. Additionally, an example of the variables values associated with a
particular case is given for the sake of clarity.
Optimization problem
On the one hand, with this cost function formulation, the resulting problem has 67
unknowns:
• 15 variables dij .
• 15 variables sij .
• 6 variables rim for each phase i= a,b,c: 18 variables.
• 6 variables pim for each phase i= a,b,c: 18 variables.
• The variable x associated with the modulation.
On the other hand, there are six equality constraints (Eqs. (2.129) and (2.131)) and fifty-
four inequality constraints (Eqs. (2.132), (2.134) and (2.135), and the derivative of the
capacitor voltage errors). Besides, the cost function and the constraints are linear, and thus
a linear mixed-integer optimization problem is formulated.
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Figure 2.39 Optimization problem and example of codification for one point.
As it was stated at the beginning of this section, this optimization is carried out in the
modulation stage, which means that the current/power controllers have already computed
the control signals (referred as u1,u2 or uα, uβ in previous sections) in such a way that the
dc-link voltage value and power references are tracked. However, the previous optimization
problem has a large computational burden to be implemented online in an acceptable
sampling rate, and therefore it is proposed the use of look-up tables (LUTs). For this, a
steady-state simulation over a grid period considering normalized state variables with
N sampling instants is carried out and the resulting control signals are stored. Then,
the optimization problem is solved offline with the MATLAB® Optimization Toolbox,
function intlinprog, using these control variables as inputs for every sampling instant.
The resulting duty ratios are then stored in the LUTs for further online implementation.
Due to the fact that the constraints related to the voltage errors vdp depend on the sign of
them, and these signs can change during online operation, even at steady-state conditions—
the error signal would fluctuate around 0—, eight optimization problems are solved, one
for each combination of these signs, and eight LUTs are stored.
At this point, the optimization problem has been solved offline under steady-state
conditions for N different points considering eight possible combinations of the voltage
error signals. The next section proposes a procedure for the use of the resultant tables in
the online control law.
Control law implementation
According to the information obtained from the steady-state simulations and the offline
resolution of the optimization problem, each table is filled with the solution of the opti-
mization problem—the values of dij and the x value—forN sampling instants over a grid
period. Given the fact that uα and uβ are assumed to be sinusoidal under steady-state
conditions, the LUT can be indexed by the angle θ = arctan(uβ/uα). In the following,
some aspects for the use of these LUTs during online operation are explained: 1) row
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selection, 2) Lookup table interpolation and 3) steady-state improvement in order to further
reduce the number of commutations.
Row selection
Once the combination of sign(vd1), sign(vd2) and sign(vd3) is known, the correspond-
ing LUT can be selected. Then, it is necessary to locate the row corresponding to the
stored information which is closer to the current state of the system. For this, the argu-
ment of uα,uβ is used as the index variable, and hence the row with the closest angle
value to this one will be chosen. Consequently, the row selection will only depend on
the output of the current (or power) controller uα,uβ . The fundamentals behind this is
that under steady-state conditions for nominal values of the system, the state variables
are expected to behave similarly to the simulation, and thus this approximation can be made.
Lookup table interpolation
Considering the discrete nature of the gathered samples in the LUT, the selected row
will not correspond exactly to the measured data, and therefore, an interpolation algorithm
must be used to derive the duty ratio values. A usual linear interpolation procedure could
be applied but in this way some hard constraints could be violated. For this, a particular




j=1 dij must be equal to 1 for i= a,b,c. This is a requirement for the
modulation and cannot be violated.
2. Variables dij must lay between 0 and 1. This restriction is derived from the definition
of duty ratio, whose value has to be within this range in order to be feasible. Failing
to comply with it would introduce distortion in the controlled variables.
3. Values uα, uβ must be accomplished according to (2.130)–(2.131).
4. The voltage balance must be fulfilled. This objective is important but can be left
unattended during some transients in the case its fulfillment opposes the fulfillment
of any of the above objectives.
Considering the above, the following procedure is used. It is obtained from the LUT
which duty ratios dij are different from zero, i.e. the levels j of those nonzero duties for
each phase i. It has been observed that, as a result of the optimization, in most sampling
instants there is a phase—referred as i0—that is fixed at one level without switching,
while the other two—referred as i1 and i2—usually commute using only two levels not
necessarily consecutive. There are some marginal cases where there is no phase fixed
at one level, and they are obviated in this interpolation procedure without affecting the
general system performance as it will be shown later. Due to this assumption, the value of
x can be determined using (2.131) by imposing that this characteristic is present in the
result, i.e. detect the phase i0 and level j whose di0j = 1 in the LUT, and then obtain the
value of x in (2.131) that achieves it. Once x is known, the values of ui1 and ui2 can also
be computed using (2.131). Lastly, ui1 and ui2 are fulfilled considering only the nonzero
duty ratios obtained from the LUT for each phase i1 and i2. Considering that it has been
assumed that there is only two nonzero duties in the LUT for phase i1 and i2, the resultant
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duty cycles are unequivocal considering the objectives 1,2 and 3 listed. Finally, it may
occur that the previous procedure yields some duty cycles outside the interval [0,1], which
is infeasible because of the second objective considered. In such cases, the voltage-balance
objective is obviated, as stated is the last objective, and the corresponding ui is achieved
by distributing it between the two nearest levels—the levels that are the closest integers to
ui. A simplified control scheme of the proposal is depicted in Fig. 2.40.
Figure 2.40 Implementation and control scheme of the proposed approach.
Steady-state improvement
This approach may present an increased harmonic distortion in the grid current in steady
state due to sudden changes of balancing criterion from one sampling instant to the next
one. Indeed, when the error signals are close to zero, a change of their signs is likely to
happen, and it would imply changing the lookup table among the eight entries, probably
yielding to an abrupt change in the modulation criterion. This phenomenon is, by itself,
acceptable, however, when it occurs several times consecutively, it distorts the grid current
as additional commutations are introduced in each transition. Another aspect to take
into account is that it is not necessary that the balancing error signals tend to zero but to
remain close to zero. Therefore, a modification in the algorithm described above—referred
as base algorithm from now on—is proposed. The modification—referred as enhanced
algorithm—tries to avoid, in steady state, frequent changes of balancing criterion.
In the enhanced algorithm, the change of balancing criteria —change from one of the
eight lookup tables to another— is limited to occur only when one of the error signals vdp
is large enough. Therefore, a threshold ν is defined in such a way that when the absolute
values of the three vdp are smaller than it, the active lookup table is not changed. Only
when one of them exceeds ν, the lookup table is changed using the “normal” procedure
exposed above. The larger the value of ν is, the lesser the times the change of criterion
would occur, but larger values of vdp would be allowed. As a result, the values of vdp
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Table 2.9 Control and System Parameters.
Parameter Value Parameter Value
Grid freq., fg 50 Hz Samp. and swit. freq., fs, fsw 10 kHz
Grid volt., vgabc 230VRMS Power factor 1
Filter Ind., L 2 mH Prop. Pow. Cont.,Kp (DPC) 2e−7
dc-link cap., C 3300 µF Int. Pow. Cont.,Ki (DPC) 2e−5
dc-link load, R 120→ 60 Ω Prop. Volt. Cont.,Kdcp 0.05
dc-link volt. ref., v∗dc 700→ 800 V Int. Volt. Cont.,Kdci 1
Enhanced band, ν 10 V Samp. for LUT gen., N 100
will be enclosed inside a band of width 2ν around 0 at the same time that the grid current
will present a better harmonic distortion. In the following, the base algorithm and the
enhanced one will be compared by means of simulations with other approaches, and
between themselves in experiments.
Simulation results
This section is devoted to present some simulation results carried out in MATLAB-
Simulink® that compares the current optimization approach with some well-known ap-
proaches for five-level DCCs with balancing capabilities. The system under consideration
is the same than the one presented in previous sections, i.e. a five-level DCC in rectifier
configuration. The used simulation and control parameters are shown in Table 2.9, which
includes the parameters considered for the LUTs generation. In this regards, N = 100
samples in a grid period were considered for each combination of signs of vdp, which
resulted on the resolution of 800 optimization problems. The time needed to solve such
number of problems were around 20 secs.
Firstly, the LUTs are generated assuming steady-state conditions. The used controllers,
either for the LUTs generation and the simulations, follow the general scheme of a cascaded
control loop, with the outer loop being a PI controller (parametersKdcp andKdci ) in charge
of regulating vdc towards its reference, and the inner loop being the model-based DPC
controller (shown in Sect. 2.3.3 with parametersKp andKi).
For the comparison, two approaches are considered from the literature with balancing
capabilities [89, 134], in addition to the two approaches presented in Sect. 2.3.3. Paper
[134] uses a modification of the well-known SVM and will be referred as space-vector
based algorithm (SVBA), paper [89] uses the FCS-MPC to control a grid-connected NPC
inverter, whereas the approaches presented in Sect. 2.3.3 will be referred as original
integrated control and modulation (OICM), for the base proposal, and modified integrated
control and modulation (MICM), for the further improvement. Notice that despite the
FCS-MPC presented in [89] is designed for three-level converters, the cost function is
modified in this section to be valid for five-level converters, similarly to [135]. Regarding
FCS-MPC, as the switches can only occur at the sampling instants, three simulations are
presented for different sampling frequencies (fs): 10, 25 and 50 kHz.
The phase currents obtained from simulation for these approaches are depicted in Fig.
2.41, and the switching states in Fig. 2.42, both with v∗dc = 800V and R= 60Ω. Notice
that the lookup tables were designed for v∗dc = 700V . Consequently, these results show
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Table 2.10 THD value and number of commutations (variation in % respect to base algo-
rithm).
Algorithm THD Number ofcommutations
Base 4.63 645
Enhanced 4.05 (-12%) 550 (-15 %)
SVBA [134] 7.01 (+51%) 935 (+45 %)
FCS-MPC [89] (10 kHz) 13.42 (+190%) 210 (-68 %)
FCS-MPC [89] (25 kHz) 5.10 (+10%) 540 (-16 %)
FCS-MPC [89] (50 kHz) 2.54 (-45%) 1100 (+70 %)
OICM [119] 5.40 (+16 %) 1600 (+148%)
MICM [119] 4.20 (-9 %) 1333 (+106%)
that this approach is also valid for some operating point that were not considered in the
design. The resulting current THD values and number of commutations in a grid period
are shown in Table 2.10, where their variation in % with regard to the base algorithm
presented in this paper are also highlighted. Notice how the proposed base and enhanced
algorithms exhibit lower current distortion and lower number of commutations than SVBA
and OICM. On the contrary, MICM achieves slightly better current distortion than the base
algorithm at the cost of much larger number of commutations. In terms of the FCS-MPC
approach, higher frequencies usually result in less current distortion, larger number of
commutations and more demanding computational burden. It can be seen that FCS-MPC
with the same fs than the base algorithm yields unacceptable current distortion (13.42
%). In order to achieve a more feasible current distortion, the sampling rate has to be
increased from 10 kHz to 25 kHz, for which the currents reach a THD value of 5.1 %,
which is closer to the value of the base algorithm (4.63 %). At the same time, the number
of commutations is increased proportionally to the sampling rate—again, this is true
as long as the weights in the cost function of FCS-MPC are not changed—, which, for
25kHz, reaches a similar number of commutations than the enhanced algorithm (540
vs 550). Larger sampling rates (50 kHz) further reduce the current distortion (2.54 %)
and increase the commutations (1100). In summary, in terms of current distortion and
number of commutations, the base and enhanced algorithms exhibit a better behaviour
than SVBA [134] and the previously presented OICM with fs = 10 kHz, while FCS-
MPC [89] has to appeal larger sampling rates to achieve similar performance. It is worth to
mention that FCS-MPC uses a cost function whose weights can be modified as a tradeoff
between current distortion, capacitor voltage balance and number of commutations. These
simulations were carried out using the weights that achieve the capacitor voltage differences
to be less than ν in steady state. Alternatively, MICM improves the current distortion
when compared with the base algorithm (4.2 % vs 4.63 %) at the cost of yielding twice the
number of commutations. Nonetheless, the proposed enhanced algorithm further improves
the base algorithm performance achieving lower distortion and commutations than MICM.
As it has been mentioned, the improvement in the current distortion and number of
commutations for the enhanced algorithm is due to the relaxation in steady state of the
capacitor voltage balance criterion, as they are not forced to go to zero but to keep around
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Figure 2.41 Three-phase currents in steady state when R = 60Ω and v∗dc = 800V for
the base algorithm (top), the enhanced one (2nd), the SVBA [134] (3rd), the
FCS-MPC [89] (4th) considering three sampling rates (10, 25 and 50 kHz),
and the OICM and MICM (bottom). The THD values of these currents are
shown in Table 2.10.
a band of value ν. In this way, the change of balancing criterion—the selected lookup
table (LUT) among the available 8— is done much less frequently as it can be seen in Fig.
2.42.
Regarding voltage balancing capabilities, a simulation starting from an unbalanced
situation is depicted in Fig. 2.43 (vd1 = −40, vd2 = 60, vd3 = −5). At t = 1s, the
balancing strategy for every approach is enabled showing the evolution of the capacitor
voltages. The FCS-MPC algorithm exhibits the fastest performance but, because of the
initial large values of {vd1,vd2,vd3}, the current tracking is not prioritized in the cost
function until these values are low enough. Therefore, there exists a transient where
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Figure 2.42 Switching state of phase a of the converter output with v∗dc = 800V and
R= 60Ω, for the base algorithm (1st), the enhanced one (2nd), the SVBA [134]
(3rd), the FCS-MPC [89] (4th) considering three sampling rates (10, 25 and
50 kHz), and the OICM and MICM (bottom). The number of commutations
for each approach is shown in Table 2.10.
the current tracking is affected. Besides, due to the same reason, there exist nonzero
steady-state errors in the capacitor voltage balancing that depend on the cost function
weights considered for the balancing task. Additionally, the larger the sampling frequency,
the faster the balancing. The SVBA algorithm shows a slower balancing (around 500
ms to reach steady state) but reaching almost zero steady-state error. The OICM and
MICM approaches have three capacitor voltage balancing control parameters (k1,k2,k3
in Sect. 2.3.3) that determine the speed of the balancing. A higher value would yield
a faster balancing response and lower steady-state error at the cost of a worse power
tracking transients, similarly to the FCS-MPC. Nevertheless, these simulations used the
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Figure 2.43 Capacitor voltages starting from an unbalanced condition (vd1 =−40, vd2 =
60 and vd3 = −5) for the base algorithm (1st), the enhanced one (2nd), the
SVBA [134] (3rd), the FCS-MPC [89] (4th) considering three sampling rates
(10, 25 and 50 kHz), and the OICM and MICM (bottom). The voltage balanc-
ing algorithms are switched on at t= 1. The voltage band and the desired value
are depicted with dashed and semi-dotted lines respectively. v∗dc = 700V and
R= 120Ω.
same parameter value than the one used in 2.3.3 yielding the slowest balancing speed and
non-zero steady-state error in the carried-out simulations. With regard to the proposed
algorithms, the base and enhanced approaches present a voltage balancing that takes around
two seconds to reach steady state (faster than OICM or MICM, but slower than SVBA
or FCS-MPC). Comparing the base and the enhanced approaches, they result in similar
balancing capabilities—indeed, its behaviour is the same whenever any capacitor voltage
error signal is outside the band ν. The difference between them lies in their behaviour at
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Figure 2.44 Experimental result: Three-
phase currents in steady state for
the base (top) and the enhanced
(bottom) algorithms.
Figure 2.45 Experimental result: Power be-
haviour during the experiment
for the base (top) and the en-
hanced (bottom) algorithms.
steady state. Because of the relaxation of the balancing objective, the enhanced algorithm
avoids unnecessary changes in the evolution of the capacitor voltages (by avoiding selecting
another lookup table) provided that the voltage balance signal errors are inside the band—
depicted in dashed lines in Fig. 2.43—, while the base one tries to keep them as close to
zero as possible.
In summary, regarding capacitor voltage balance, the exhibited approaches in this section
are slower than FCS-MPC and SVBA but faster than OICM and MICM. Besides, the
base algorithm reaches small steady-state error similar to SVBA. On the contrary, the
enhanced algorithm keeps the errors moving inside a band (whose amplitude is a design
parameter), while FCS-MPC, OICM and MICM yield some fixed error in steady state.
Nevertheless, the voltage balance is a secondary problem, while low current distortion and
low losses (proportional to the number of commutations) are more important. In numerous
applications this slowness is a reasonable price to pay in order to obtain the good results
shown in Table 2.10.
Experimental results
This section is devoted to confirm the validity of the proposed approaches. For this,
experimental results are obtained using the same equipment shown in previous sections
(Fig. 2.21 in Sect. 2.3.3) with the same parameters than the previous simulation section
(Table 2.10). Figure 2.44 depicts the behaviour of the phase currents in the experiment
in steady-state (vdc = 800V and R = 60Ω) for the base and the enhanced algorithm.
Accordingly, the harmonic spectrum and the THD value of these currents are also depicted
in Fig. 2.46, validating the improvement for the enhanced algorithm in terms of current
distortion at steady state.
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Figure 2.46 Experimental result: Harmonic spectrum of phase currents (Fig. 2.44) for the
base (left) and the enhanced (right) algorithms.
In order to test the behaviour of the system under different conditions, for which the
lookup tables were not designed, an abrupt change in the load from 120 to 60Ω at t= 0.7
s, a smooth change in v∗dc from 700V to 800V starting at t= 2.6, and the load returning to
120Ω from 60Ω at t= 4.6 s are considered. The smooth change in v∗dc consists of a linear
ramp with a duration of 0.7s. These changes can be seen in Fig. 2.45 where the evolution
of the active power is depicted. The capacitor voltage evolution during this test are also
shown in Fig. 2.47, where the capacitor voltages follow the capacitor voltage reference
v∗dc properly. Note that this latter figure exhibits a noticeable difference between the base
and the enhanced algorithm, as the enhanced algorithm makes the capacitor voltages to
stay within a band around the reference instead of being tightly attached to it. Let us also
remark that the latter feature affects only the capacitor voltage balancing loop, given that
the addition of the four capacitors should match v∗dc as it is dictated by the outer and inner
controllers.
Lastly, and similarly to the simulation section, the capacitors voltage evolution starting
from an unbalanced situation—the one considered in simulations—are shown in Fig. 2.48
for the base and the enhanced algorithm, where the band in which the signals move at steady
state can also be seen. Despite the fact they do not tend to zero for the enhanced algorithm,
their resultant ripple are affordable as they are comparatively small. All these figures
corroborate the simulation results and the good performance of the proposed method.
Conclusions and future lines of research
In contrast to the integrated control and modulation algorithm, this proposal considers
the common approach of separating the modulation stage from the controller. From this,
the modulation stage is formulated as a linear, mixed-integer optimization problem with
2.3 Five-level DCC 125
Figure 2.47 Experimental result: Evolution
of the capacitor voltages in ad-
dition to their reference v∗c =
v∗dc/4 during the experiment for
the base (top) and the enhanced
(bottom) algorithms.
Figure 2.48 Experimental result: Evolution
of the capacitor voltages start-
ing from an unbalanced condi-
tion for the base (top) and the
enhanced (bottom) algorithms.
Band and equalized value de-
picted with dashed and semi-
dotted lines respectively. v∗dc =
700V and R= 60Ω.
constraints in such a way that the capacitor voltage balance has to be tackled along with the
implementation of the input control signals, similarly to the standard modulators. Thanks
to the optimization formulation, the number of commutations is minimized exploiting the
remaining degrees of freedom after the voltage and power control has been implemented.
The optimization problem is costly to be solved online, and thus, several lookup tables
are used. For this, a procedure for adequately use the lookup tables is given including a
relaxation of the algorithm in steady state in order to improve the harmonic distortion.
The resulting approach is tested in both simulations and experiments showing the good
behaviour of the proposed method under some changes in the load and the desired dc-link
voltage, showing some flexibility in the operation point and robustness to load variations.
A future line of research that will be covered in the next section is the extension of this
approach to those cases where larger variations of the operating conditions are present,
such as different power factor conditions or modulation indexes. Alternatively, considering
the duty ratios implemented in the previous switching period into the optimization problem
of the actual switching period is left as a possible line of research, as this factor has not
been considered in the cost function. In fact, this effect is indirectly taken into account
in the enhanced implementation of the LUT. However, its inclusion in the optimization
problem could potentially derive in an improved algorithm.
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2.3.7 Pseudo-optimal modulation based on machine learning
Despite the fact that the previous proposal was validated by means of simulation and
experiments, even with variations on the operating point, the LUTs depend on the con-
sidered conditions under which they were generated. Due to this, it is predictable that
large variations of the operating point make the modulation to fail in fulfilling the control
objectives. Thanks to the proposed implementation procedure, the power control is always
fulfilled and the duty ratio saturation is avoided, but the capacitor voltage balance may
be not be addressed. Indeed, changes in the desired power factor value—by means of
the reactive power—shift the current with respect to the grid voltage, which makes the
balancing dynamics—dictated by the injected current into the different levels—to behave
unsatisfactorily. For this, due to the complexity of solving the optimization problem,
additional LUTs would be required to cover those operating points with different power
factor values, which could make the implementation procedure very complex and with a
large computational burden.
This is the main issue that the contribution exhibited in this section and presented
in [120] tries to cover. The optimization problem is solved offline for several operating
conditions, including some with different power factor values. Then, the results are
gathered into a dataset to train classification and regression trees (CART) that are later
used during online operation. With this, it is expected—and later proved by experiments
and simulations—that the generalization capability of the CARTs allows a more flexible
and less resource-intensive implementation, which is capable of operating at points outside
the considered ones in the training dataset. In contrast to the LUT-based implementation,
this proposal generates eight CART diagrams—one for every combination of the signs
of vd1,vd2,vd3—which dictates the modulation performance similarly to the previous
approach. In addition to this contribution, the optimization problem is revisited and some
modifications are introduced in the optimization problem formulation with the aim of
improving the steady-state results.
Machine learning
The increase in processing power and refinement of data science algorithms have boosted
the use of machine learning for almost all sectors in the industry. Power electronics is not an
exception in this regard, and some proposals have been developed for microgrids [136] or
DC-DC converters [137]. In terms of machine learning, two categories are distinguished:
supervised and unsupervised learning. Supervised learning takes place when the learning
algorithm gets the input-output datasets, and it is suitable for optimal control by means of
tuning network weights along with one or more performance indicators to be minimized.
Unsupervised learning, in contrast, is used for classification algorithms that require no
feedback, and hence it is less common for optimization and controlling purposes.
CART generation is a well-known supervised classification algorithm that can make
explicit the critical features involved in a classification process. Besides, its easiness of
implementation, nonparametric modelling and nonlinear classification capability make it
an appealing strategy to be considered for the multilevel power converter modulation issue.
In fact, choosing which levels to use for every phase and sampling instant can be seen as a
classification problem. For this, the CART algorithm is well suited to tackle the problem
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considered, that is, to summarize the information obtained from the optimization problem
into easily-implementable decision trees that preserve the optimality of the switching
sequence, while a general solution is obtained for a wider range of operating points.
Modified optimization problem formulation
The mixed linear-integer optimization problem formulation described in [132] and pre-
sented in the previous section [117] is initially considered. Again, the optimization problem
results in the values of the duty ratios dij that accomplish the fulfillment of the current or
power control (referred as the fulfillment of uα and uβ in accordance to (2.130)–(2.131)),
and the capacitor voltage balance (making vdp
dvdp
dt ≤ 0 for p = 1,2,3), while the mini-
mization of the number of commutations is pursued.











with the following constrains
sij−dij ≥ 0 (2.138)




sij ≤ 0 (2.140)
for i = a,b,c, j,jm1 < jm2 ∈ [1,5] and m ∈ [1,6]. The meaning of these variables were
described in the previous section (Sect. 2.3.6). In the following, some improvements
are added with respect to the previous problem formulation. These improvements come
from considering that the previous objectives are included in the cost function as integer
numbers, and thus different optimal candidates could result in the same score. In these
cases, those solutions that achieve the fulfillment of the strict inequality vdp
dvdp
dt < 0
should be prioritized. Additionally, the magnitude of the derivative of vdp may also be
taken into account in order to accelerate the vdp convergence towards zero. For this, the
following modified cost function is proposed













sign(vdp)> 0, hp ≥ 0, for p= 1,2,3 (2.142)
which results in hp = 0 if
dvdp
dt sign(vdp)< 0 and hp > 0 otherwise. Additionally, α1 and
α are the weighting factors to fix the contribution of the magnitude error signals derivative
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and hp variable, respectively. Considering that the balancing of all capacitors should
prioritize the convergence speed of the error signals, these weighting factors are selected
such that α1 α. Besides, this added term should only be taken into account to select
the optimal solution when the original cost function shows no difference between two
candidates, and therefore α1 α 1. Considering that sign(vdp) is known beforehand,
the cost function and all the constraints are still linear, and thus the optimization problem
is still linear, mixed-integer.
Optimization problem solution
Again, the optimization problem must be solved offline due to its large computational
burden. For this, the steady-state behaviour of the system under nominal conditions is
simulated over a grid period, andN samples are stored for the state variables of the system.
The steady-state and nominal conditions involve the following assumptions
1. Sinusoidal phase currents and grid voltages.
2. Dc-link voltage and reactive power equal to their references.
3. Active power equal to the one demanded by the resistive load attached to the dc-link.
4. Capacitor voltages perfectly balanced.
The simulation considers the averaged model of the system, which gives the unitary value
of the phase currents and the value of the control signals uα, uβ for every sample. Using
this information, the optimization problem is solved and the corresponding duty ratios are
obtained. Given that the optimization resolution requires the knowledge of the values of
sign(vdp), they are assumed beforehand, resulting in eight possible scenarios for every
simulation. Note that, following this procedure, the results obtained are associated with one
value of dc-link voltage reference and reactive reference. The previous proposed approach
was to store these results in eight LUTs to be used later during online operation. Despite
the fact that it proved to give good results for the nominal conditions, large variations of
the reactive power makes the balancing error signal to diverge from zero. For this, it is
proposed to simulate several conditions of dc-link voltage and reactive power references,
to solve the optimization problem for every sample and gather the results in eight different
datasets.
Similarly to the previous approach, it is noticed that the solution usually has one duty
ratio equal to 1, i.e. the corresponding phase is fixed to that level and it does not use
any other level, while the remaining phases have only two duty ratios different from zero.
Consequently, it is assumed that the adopted solution will follow this principle: One phase
fixed to one level, and two phases commuting between two levels each. In order to achieve
generality, each result is coded into a variable that takes this principle into account, and it
is stored in the previous datasets. The CART algorithm is later trained with these datasets
being the coded result the output of such CART. The following subsection will provide
more information about the coding of the CART inputs and the results. Fig. 2.49 shows
the scheme of the training process. The resultant algorithm (the classification trees) can be
implemented online, and given that several operating points are considered, a wide range
of operating points is expected to be covered as it will be shown in the simulation and
experimental sections.
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Figure 2.49 Flowchart of the carried out steps to obtain the decision trees based on the
optimization problem.
CART algorithm
As depicted in Fig. 2.49, the input data should represent the potential values of the cur-
rents and control signals, and therefore, it is convenient to codify these information in a
qualitative manner aiming for generality. Additionally, in order to synthesize the CART
output information, the result is coded following a simple rule that is exhibited in this
section.
Input data for the CART algorithm
Considering the grid voltage and current nature and, in order to establish a more generic
training dataset for the CART, some qualitative information has to be extracted from
them. The qualitative criteria was based on expert knowledge and the analysis of the
optimization results for several test cases. Regarding the potential values of the homopolar
component x, Eq. (2.131) is recalled, where its limits can be derived by knowing that
ui ∈ [−2,2]. Therefore, these limits are defined and referred as xmin =−2−min(ηa,ηb,ηc)
and xmax = 2−max(ηa,ηb,ηc). The considered qualitative data are defined as follows
• The sign of the currents ia, ib,ic: −1 for negative values, and 1 for positive values.
(3 values)
• An integer number for each phase i= a,b,c (leveli) that indicates between which
two levels the associated voltage reference ηi is found (obtained from the reverse
Clarke transformation of uα and uβ for x= 0). The code for this number is shown
in Table 2.11. (3 values)
• A code (r) that indicates the order relation among ia, ib and ic. This code is shown
in Table 2.12. (1 value)
• Variables yij for i= a,b,c and j = 1,2, . . . ,5 are set to 1 when there exists a value
of x fulfilling xmin ≤ x≤ xmax such that the corresponding value of ηi+x is equal
to j. This means that, for the current sample data, it is possible to consider a value
of the homopolar component x such that ui is equal to level j, while ui ∈ [−2,2]
for i= a,b,c. Therefore, yij = 1 if xmin ≤ j−3−ηi ≤ xmax, and yij = 0 otherwise.
(15 values).
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Table 2.11 Integer number to indicate
associated levels for ηi.
leveli ηi leveli ηi
1 [-2,-1] 3 (0,1]
2 (-1,0] 4 (1,2)
Table 2.12 Integer number to indicate cur-
rent order.
r Current order r Current order
1 ia ≥ ib ≥ ic 4 ic ≥ ib ≥ ia
2 ia ≥ ic ≥ ib 5 ib ≥ ic ≥ ia
3 ic ≥ ia ≥ ib 6 ib ≥ ia ≥ ic
Table 2.13 Integer number a1 to indicate which dij equals one.
a1 (i,j) a1 (i,j) a1 (i,j) a1 (i,j) a1 (i,j)
1 (a,1) 2 (a,2) 3 (a,3) 4 (a,4) 5 (a,5)
6 (b,1) 7 (b,2) 8 (b,3) 9 (b,4) 10 (b,5)
11 (c,1) 12 (c,2) 13 (c,3) 14 (c,4) 15 (c,5)
Table 2.14 Integer number a2 /a3 to indicate pair of used levels.
code levels code levels code levels
1 1−2 5 1−3 8 1−4
2 2−3 6 2−4 9 2−5
3 3−4 7 3−5 10 1−5
4 4−5
Output data for the CART algorithm
The decision tree output is coded assuming that the optimization problem resolution
will have one phase fixed at one level, while the other two phases commute between two
different levels. Among the obtained results of the optimization problem, few of them did
not follow this distribution, and therefore, they were not included in the training dataset. A
code that captures the assumed information is defined by using three variables a1,a2,a3:
• Variable a1 indicates the pair of values i and j such that dij = 1, i.e. the phase i
that is fixed at level j. These values are shown in Table 2.13 covering 15 possible
values.
• The other two phases only commute between 2 levels. Consequently, a2 and a3
indicates these pair of levels for each phase. The correspondence of a2 and a3 with
the phases follows alphabetical order: for example, if the phase represented with
variable a1 is phase b, code a2 corresponds to phase a and code a3 to phase c. The
pairs are coded by enumeration as shown in Table 2.14. As a result, variables a2
and a3 cover 10 combinations each.
Considering the combination of the three variables into one, 15× 10× 10 = 1500
possible values are obtained. This variable, referred as output code, is used as the output
for the CART algorithm and it is computed as follows
Output code : (a1−1) ·102 + (a2−1) ·10 +a3−1, (2.143)
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Figure 2.50 Example of a decision tree obtained for vd1 > 0,vd2 > 0,vd3 > 0 with the
output shown in bold.
which represents an unique combination of the three integer variables.
Decision trees generation
The trees are generated using the recursive partitioning and regression trees technique
from the rpart library for R lenguage. The arguments of this function are: the input-output
variables defined previously; the classification method, which is set as “class"; the way
the decisions are considered, in this case, through the complexity parameter cp, which
determines that a split is not carried out if it does not decrease the overall lack of coverage
by the value of cp; and a vector of cost values. The latter vector contains one cost value
for each considered input in such a way that the inputs with larger cost values associated
would appear less frequently in the decision tree. The value of cp is tuned in such a way
that a minimum of 85 % of coverage of the training data set is obtained for every decision
tree.
In summary, there exist 22 variables to be used as input parameters and one coded
integer result whose value could range from 1 to 1500. Gathering all these information for
every combination of sign(vdp) into one dataset for all samples within one grid period, the
CART algorithm can be trained, and a decision tree is obtained as a result. As an example,
the generated tree for the three positive signs of vdp is depicted in Fig. 2.50, where it can
be seen that a maximum of nine comparisons are needed in each execution of the tree,
which is an easy and fast task for real-time implementation purposes.
Decision trees implementation
Once the decision trees are obtained, they can be easily implemented into the corre-
sponding control system by means of nested “if...else” statements. During online operation,
the qualitative information used for the CART training is extracted from the measurements
and control signals uα and uβ , the combination of sign(vdp) determines the corresponding
decision tree and it is consulted with this information, resulting in the output code. Then,
the following procedure is carried out for the modulation stage
1. Variables a1,a2 and a3 are obtained from the output code. To depict an example
of the decoding process, let us consider an output code of 574 from Fig. 2.50, then
variables a1,a2,a3 are extracted by means of simple integer division as follows
a1 = floor(code/102) + 1 = 6 (2.144)
a2 = floor((code−a3 ·102)/10) + 1 = 8 (2.145)
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a3 = floor((code−a3 ·102−a2 ·10)) + 1 = 5 (2.146)
where floor refers to the function that outputs the largest integer that is less than or
equal to the input.
2. Using (2.131) and the information provided by a1 (Table 2.13), i.e. which j and i
should fulfill dij = 1, the value of x is obtained.
3. By knowing x and the information provided by a2 and a3, i.e. which pair of j
values for each of the remaining phases should fulfill dij 6= 0, the remaining dij are
computed. Note that, as it has been assumed that these phases commute using two
levels, the determination of dij is unequivocal.
At this point, it could happen that the code obtained from the corresponding decision
tree might not be implementable in the considered instant. This is the case when the uα,uβ
values cannot be represented using the levels indicated by a1, a2 and a3. To cover this
issue, the following implementation procedure is proposed:
1. The result is decoded and the levels to be used for each phase are obtained according
to a1,a2 and a3: phase fixed at one level will be referred as ifix and the corresponding
level as lfix; and the other phases—referred as i1 and i2—are fixed at two different
levels, each one referred as j11, j12 and j21, j22 respectively.
2. The indicated fixed phase (ifix) should be accomplished at the specific level (lfix),
that is:
xmin ≤ lfix−3−ηifix︸ ︷︷ ︸
xfix
≤ xmax. (2.147)
If this can be accomplished, then x = xfix, otherwise x is saturated to the closest
value xmin or xmax such that it is still fixed at one level.
3. Phases i1 and i2 follows a similar idea. For each of them, they should be modulated
using the indicated levels taking into account the previous value of x. This is feasible
only if the following condition is fulfilled for each phase
j11 ≤ ηi1 + 3 +x≤ j12 (2.148)
j21 ≤ ηi2 + 3 +x≤ j22. (2.149)
In the case the condition for the corresponding phase is not fulfilled, the used levels
for that phase are modified to the nearest ones, that is the closest integer values above
and below of (ηi+ 3 +x).
Thanks to this procedure, a more robust implementation is given that prioritizes the
constraints associated with uα and uβ (2.131). This implementation scheme is depicted
in Fig. 2.51.
Despite the fact that the previous procedure aims for a robust implementation, the
obtained duty ratios might not be the optimal values according to the formulated problem,
which is the reason why this proposal is referred as pseudo-optimal modulation. Besides,
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Figure 2.51 Implementation scheme to guarantee proper uα,uβ modulation.
there are other potential sources of error that could make the implemented result to diverge
from the optimal one:
1. The measured variables, as well as the values of uα and uβ , may not correspond
exactly to any of the training data sets, and therefore the result is inferred from the
training datasets.
2. The CART algorithm has a coverage error and not all cases used for the training are
correctly matched in the output given by the decision trees—The ones created for
this work had a minimum coverage above 85 %.
3. Those cases that did not follow the generic rule of one phase fixed to one level and
the others using only two levels were neglected from the dataset. Nevertheless, they
represented less than 3 % of any of the solved optimization problem.
Despite this, simulation and experimental testing show satisfactory results, as it is shown
in the following sections.
Simulation results
Similarly to the LUT-based approach, this proposal is compared in simulation with other
modulation approaches in order to exhibit its main differences and similarities. For this,
some simulations are carried out in MATLAB-Simulink® with the converter and control
parameters shown in Table 2.15. Due to the fact that this proposal considers that the uα
and uβ values are already determined by an inner controller that is out of the aim of the
considered objectives, the well-known nonideal PR controller is used [34] for this purpose,
with the control parameters depicted in Table 2.15. Similarly, the outer controller in charge
of regulating vdc towards v∗dc is considered to be an standard PI controller. The parameters
that are required for the CART generation and training are also shown in Table 2.15.
The operating points considered in the generation of the training dataset are shown in
Table 2.16. Lastly, the cost values considered for the CART training algorithm are selected
and justified as follows
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Table 2.15 Converter Parameters.
Parameter Value Parameter Value
Grid freq., f 50 Hz Sampling freq., fs 10 kHz
Grid voltage, vgabc 230VRMS Switching freq., fsw 10 kHz
Inductance, L 2 mH Prop. gain PR, kp 5
Capacitance, C 3300 µF Resonant gain PR, kr 200
dc-link load, R [60, inf] Ω Prop. gain dc-link,Kdcp 0.05
dc-link voltage reference, v∗dc [700,800] V Integral gain dc-link,K
dc
i 1
Samples for optimization, N 100 LPF cut-off freq. (PR), ωc 2π5 rad/s
Opt. weighting factor, α1 0.01 Resonant freq. (PR), ωr 2π50 rad/s
Opt. weighting factor, α 0.001 CART complex param., cp 0.002
Table 2.16 Operations points considered for the training data set.
nº vdc (V) p (kW) q (kVA) nº vdc (V) p (kW) q (kVA)
1 800 10 0 2 800 0 10
3 800 0 -10 4 700 10 0
5 700 0 10 6 700 0 -10
• The sign of the currents and their order code (r) keep the same value for a large
number of samples within one grid period, and thus they should be consulted less
frequently: Cost value = 5
• Variables leveli are the next considered as they change more frequently: Cost value
= 2.5
• Variables yij are the easiest to classify due to their binary nature, and they also
provide useful information about the feasible values of x: Cost value = 1.
As it was mentioned previously, the larger the cost value assigned to an input, the less
frequently they are included in the decision tree.
The five additional modulation methods for five-level DCC converters that are simulated
in this section, apart from the proposed one (referred as CART), are the following ones:
the original proposal of the optimization problem implemented through a look-up table
exhibited in the previous section and presented in [117] (LUT), a space-vector based
algorithm (SVBA) [134], a model-predictive control based on finite control set (FCS-
MPC) [89], and the two integrated control and modulation methods proposed previously
exhibited and extracted from [116] (OICM and MICM). As it was mentioned in Sect.
2.3.6, the FCS-MPC approach requires larger switching frequencies to achieve a similar
switching performance than those PWM-based approaches, as the switching may only
take place at those instants. Therefore, three sampling and switching times are considered
for the FCS-MPC: 10, 25 and 50 kHz, similarly to the previous section. See the simulation
section (Sect. 2.3.6) of the previous approach for a brief explanation of each one of these
approaches.
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Figure 2.52 Three phase currents at steady-state conditions of the approaches considered.
Firstly, the phase currents in steady state (vdc = 800 V, R = 60Ω, q∗ = 0kVA) for
each of the modulation methods are depicted in Fig. 2.52. Similarly, the switching
output of each of them under the same conditions are depicted in Fig. 2.53. For ease of
comparison, the performance indicators: total harmonic distortion (THD) and number of
commutations over a grid period, extracted from these figures are shown in Table 2.17.
As it is expected, the proposed method achieves similar current distortion value than the
LUT-based method, given that both performs under the same optimization formulation,
and the operating point is the one considered for the LUT obtention. In terms of number
of commutations, the proposed method (CART) achieves a reduction in the number of
commutations (550 vs 645). This could be explained from the generalization capability
of the CART, which overrides the less frequent cases with another more frequent case
when they have the same CART inputs and different outputs. Therefore, simulations
show that CART implementation achieves a better performance in steady state compared
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Figure 2.53 Switching state of phase a of the approaches considered.
to the LUT–based implementation, even under the conditions for which the LUT was
implemented. In terms of comparison with the other approaches, CART implementation
achieves better current distortion and lower number of commutations than OICM and
SVBA. Alternatively, MICM shows an improvement in the current distortion at the cost of
yielding more than twice the number of commutations. Similarly, FCS-MPC requires to
increase the sampling frequency to yield lower current distortion, which also comes at
the cost of increasing the number of commutations. Nevertheless, at 25 kHz, FCS-MPC
exhibits a similar number of commutations than CART (540 vs 550) but an increased
current distortion.
Lastly, to depict the capacitor voltage balancing capabilities for the considered methods,
Fig. 2.54 is depicted. This figure shows how the capacitor voltages evolve when the
balancing start at t= 1 from an unbalanced voltage condition (vd1 =−40,vd2 = 60,vd3 =
−5 for t < 1). To evaluate the flexibility of each approach, several tests has been performed
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Figure 2.54 Capacitor voltages evolution starting from an unbalanced situation vd1 =
−40,vd2 = 60,vd3 = −5 for all the considered approaches under different
tests whose power references are shown at the top of the figure. vdc = 700 V.
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Table 2.17 THD values of the currents (Fig. 2.52) and number of commutations over a
grid period (Fig. 2.53).
Approach THD (%) Nº Commt
CART 4.6 550
LUT [117] 4.6 645











OICM [116] 5.40 1600
MICM [116] 4.2 1333
under different active and reactive power references—and thus different power factor
values—, as it is shown at the top of Fig. 2.54. Note that these test results are exhibited
only for the capacitor voltage balance as it is the feature where the considered modulations
exhibit most differences. This figure exhibits the main advantage of the CART-based
approach in comparison with the previously considered LUT–based one, that is the wider
range of operating points. In order to extend the validity of the LUT approach, the test
cases should cover the full operating range and the number of tables would increase. In
this comparison, power factor equal to unity was the only test considered in the look-
up table generation (Test C), and therefore the balancing is not guaranteed for different
conditions, as it happens with tests A,B and D. On the contrary, due to the extended training
data set, the qualitative information used for input-output data and its generalization
capability, the CART approach is capable of achieving voltage balance capabilities under
these scenarios, achieving a more flexible implementation of the optimization problem
originally computed. It is worth mentioning that the power factors of tests B and D were
not considered explicitly in the training dataset. Therefore, the CART method has properly
generalized the results in such a way that it fulfills the control objectives under these
conditions. Regarding the remaining approaches, FCS-MPC exhibits the fastest balancing
no matter the sampling frequency or the test considered—that is why only two tests for the
three sampling frequencies have been considered—, however a steady-state error appears
in the capacitor voltages. Alternatively, SVBA shows improved balancing capabilities than
the CART approach but it comes at the cost of increased current distortion and number of
commutations (see Table 2.17). For the sake of clarity, only MICM approach is depicted
as its balancing capabilities are better than the OICM. It is shown that MICM has the
slowest balancing of the considered approaches without reaching zero-steady state error.
In summary, the proposed method achieves an acceptable balancing settling time with-
out compromising other performance indicators, while reaching a wide set of operating
points. Consequently, these simulations prove the good and pseudo-optimal behaviour of
the proposed approach.
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Figure 2.55 Three-phase currents in steady-state for the considered approach (left-top)
and the LUT-based approach (left-bottom). Distribution of the harmonics
amplitude for phase a of the proposed approach and resulting THD value
(right). LUT–based approach yielded similar harmonic spectrum and a THD
value of 4.61%. v∗dc = 800V , R= 60Ω, q
∗ = 0kV A.
Experimental results
To further prove the feasibility of the current approach, some experimental results are
presented using the same system than the previous sections (Fig. 2.21). The system
parameters are the same than the ones exhibited in Table 2.15, and the trees are the same
than those obtained for the simulations.
Given that the LUT comparison with the other techniques has already been exhibited in
the previous section, this section is focused on validating the performance of the approach
in comparison with the LUT-based one in a real converter.
The first results are shown in Fig. 2.55, where the three-phase currents in steady-state
conditions (v∗dc = 800V, R= 60Ω and q
∗ = 0kVA) are depicted for the CART approach
and the LUT-based one. It is worth mentioning that the LUT-based approach uses the
same tables generated for the simulation, which are the same ones than those used in the
previous section (Sect. 2.3.6). Consequently, the cost function of the LUT-based approach
(2.136) is not the same than the one used for the CART-based one (2.141), although Fig.
2.55 depicts that no noticeable difference appears in steady-state due to this. The total
harmonic distortion (THD) value of the current is shown for the CART-based approach,
but the LUT-based one presents a similar result (THD= 4.61%). For these conditions,
and similarly to the obtained results in simulation (Table 2.17), the CART-based proposal
reduces slightly the number of commutations compared to the LUT-based one (CART: 580
vs LUT: 620). Again, this could derive from the generalization capability of CART that
unifies the same criterion when a particular set of inputs is given, in contrast to the LUT.
In order to exhibit the flexibility of the proposal based on CART, three tests are performed.
The first test, called Test 1, modifies the dc-link voltage reference (v∗dc) and the dc load
resistor (R) in order to modify the active reference power (p∗). This test was in fact
already carried out for the LUT-based approach, which fulfilled the control objectives.
Therefore, this test is carried out to show that this proposal has a similar performance than
the LUT-based one when the considered conditions are the same than those for which the
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Table 2.18 Load and dc-link voltage values used in Test1.
t : 0→ 1.5 t : 1.5→ 2.2 t : 2.2→ 2.9 t : 2.9→ 4.4 t : 4.4→ 5.5




dc (V) R (Ω) R (Ω)
700 120 60 700→ 800 800 60 120
Figure 2.56 Active and reactive power behaviour for LUT-based and CART-based approach
under two different tests. The capacitors voltage evolution during Test2 are
also depicted.
LUTs were obtained. The modified parameters and the time they take place are shown in
Table 2.18. This test is depicted in Fig. 2.56 (top) where it can be seen that the changes
that takes place in the active power reference are properly tracked by the inner controller.
The second test, called Test 2 and also depicted in Fig. 2.56, considers a change in
the reactive power while keeping the active power constant. The intent of such a test is
to evaluate the algorithm when a power factor value different from unity is given. The
LUT-based approach is evaluated under a jump from 0 to 4 kVAr at t= 0.7 s and, given
that the LUT has not been obtained for these conditions, the capacitor voltage regulation
is not achieved, as it can be seen at the bottom of Fig. 2.56. The experiment is halted at
2.3 Five-level DCC 141
t= 4.5 due to the large current distortion generated by the high capacitor voltage unbalance.
In contrast, a jump from 7 kVAr to -7kVAr is given at t= 0.5 s, and back to 7 kVAr at
t= 4.5 s for the CART-based approach with no effect on the capacitor voltage regulation.
In comparison with the LUT-based approach, during Test 2, no increase on the power
ripple nor effect on the capacitor voltage regulation are seen.
Figure 2.57 Capacitor voltage evolution
from unbalanced situation for
CART approach.
Figure 2.58 Switching output for phase a un-
der steady-state conditions for
different values of active and re-
active power.
The third test is shown in Fig. 2.57 and performed in order to further depict the extended
range of operation of the CART-based approach. For this, two scenarios are considered
under operating conditions that where not covered by the CART training dataset (power
factor equals to 1/
√
2, capacitive and inductive). Besides, it is considered that the capacitor
voltage values start from an unbalanced condition and, at t= 1 s, the balancing is activated.
It can be clearly seen that the capacitor voltages are regulated towards zero in short time
and remain there while fulfilling the power tracking objectives. Note that the initial large
ripple that appears in the power tracking is due to the initially forced capacitor voltage
unbalance.
Lastly, the switching output for one phase in steady-state for three different operating
points is shown in Fig. 2.58, where the different levels used for the modulation can be
noticed
Conclusions and future lines of research
This proposal exhibits a method to implement the modulation stage for 5-level DCCs. The
method is based on a linear, mixed-integer optimization problem that is solved offline and
its solutions are used to train classification and regression trees (CARTs) that are later used
during online operation. In this way, an implementation with low-computationally burden
of an optimal modulation approach is achieved. Furthermore, the resultant controller
can cover a wide range of operating conditions due to three facts: 1) the generalization
capabilities of CARTs; 2) the input-output data have been chosen in order to capture
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qualitative information about the state of the system; and 3) the training set is not limited
to an operating point but to a range of them. The simulation section exhibits improvements
in several performance indicators when compared with other solutions, whereas the exper-
iments were carried out under several operating conditions, including some that were not
covered in the training sets. As a result, the carried out tests exhibit the feasibility of this
approach to reach wider range of operating point conditions while keeping a satisfactory
behaviour with simple implementation.
Future lines of research could cover the inclusion of other performance indicators into
the cost function in order to obtain an improved algorithm, such as the presence of low-
order harmonics in the current or common-component in the output voltage. Additionally,
the steps carried out in the derivation of this optimal modulation can be easily extended to
other multilevel converter topologies as the optimal criteria considered here can be applied
in general terms.
3 Contributions to Cascaded and
Modular Converters
When you want to know how things really work, study them when
they’re coming apart.
William Gibson
The previous chapter exhibited the contributions in DCCs, which were classified inthe introduction section as a kind of converters that had one single dc-link. This
chapter will expose the contributions done in the field of cascaded and modular converters,
which, in contrast to DCC, have multiple dc-links, which allow them to present a modular
configuration. This topology of converters has shown high potential in integrating medium
to high voltage energy sources to the grid, alleviating the challenges associated with the
conventional converters [138]. Distinctive features, such as modularity, redundancy and
scalability, among others, arise when compared with conventional converters.
Nowadays, they have been the scope of many researchs for HVDC applications as their
modularity and scalibility allow them to be stacked in such a way that large voltage magni-
tudes can be reached [139–142]. There are some differences in terms of implementation
and functionality between the cascaded and modular converter. However, this chapter
analyzes both as the general idea and operation principle is similar between them. In fact,
there are some papers that presents hybrid configurations of cascaded converters with
modular converters [143–145].
3.1 Principle of operation
Cascaded and modular converters share a similar concept in terms of layout, that is, the
use of serialized modules that comprise a branch, and, at least, one inductor for each phase.
This configuration with a proper control scheme allows each branch to be regarded as
a controllable current source [146]. In three-phase grid-connected cascaded converters,
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each branch corresponds to a phase, where each module has its own dc-link, and thus
the voltage branch is capable of reassembling the grid voltage and current. Alternatively,
three-phase grid-connected modular converters have two branches per phase—an upper
and a lower branch—whose middle point is connected to the grid, and their upper and
lower points are connected to a DC bus that provides energy to power up the three phases.
A single-phase scheme of these two topologies of converters is shown in Fig. 3.1. With
the modular configuration, the switching has to be performed in such a way that the added
voltage of the two arms interacts with the DC bus voltage, whereas the difference defines
the voltage at the point connected to the grid. The circulating current (icirc) is a phenomena
that takes place in modular converters due to the former, and it corresponds to the current
that circulates equally through the two branches and the DC bus. This current has a DC
component that transports the energy from the DC bus to the modules [147].
Figure 3.1 Scheme of a single-phase cascaded and modular converter. Parallel connection
of these circuits builds up a three-phase converter.
One could point out that, in order to set a three-phase system, modular converters
require six branches, whereas the cascaded converter only requires three. This is true, but
the cascaded converter branches have to be capable of generating positive and negative
voltages in order to modulate sinusoidal grid voltages. This means that, at least, H-bridge
modules, which have four switches and two control signals, have to be used. On the
contrary, modular converters can use half-bridge modules, which use only two switches
and one control signal [148]. As shown in Fig. 3.1, a voltage source inverter (VSI) could
be used as a module for both topologies [149,150]. Noting vcn as the dc-link voltage of the
module, H-bridge modules—also referred as full-bridge—have four switching positions
(22) but three possible output voltages vFBon =−vcn,0,vcn, while half-bridge ones have
only two switching positions and two possible output voltages vHBon = 0,vcn. Besides, a
branch composed of two full-bridges with equal dc-link voltage will present five possible
output voltages, but sixteen switching positions. The inherent redundancy in a full-bridge
3.1 Principle of operation 145
module has been used in the literature to provide active thermal management [151](see Sect.
2.3.5), whereas the redundancy that appears when two or more modules are serialized with
equal capacitor voltage is usually used for balancing purposes as it is exposed later [152],
similarly to the redundant switching vectors of the DCC.
In the following, the full-bridge module will be used for the cascaded converter, which
is denoted as cascaded H-bridge (CHB) converter. Similarly, the half-bridge module will
be used for the modular converter, which will be referred as modular multilevel converter
(MMC). According to this, a CHB converter with N H-bridges per phase can output
2N − 1 levels, whereas a MMC with N modules—called submodules (SM) from now
on—can output N levels.
3.1.1 Switching states
The number of switching states, for cascaded and modular converters, depends on the type
of the module and the amount of them. As it have been said, FB modules can generate
three possible outputs, whereas HB ones have only two.
A three-phase CHB converter presents a similar space vector region than the one
exhibited for DCC (Fig. 2.4), where the redundant switching vectors due to same phase-
phase generation can be included [153]. However, when more than one module is serialized
in a phase, additional redundancies can result for that phase. For example, two serialized
modules with equal capacitor voltage can achieve the same voi by connecting one module
and bypassing the other, or the other way around. This feature is used to achieve capacitor
voltage balancing as it will be exposed later. Besides, there are additional degrees of
freedom as every HB module has two switching positions that output 0 V. The only
difference between them is in the used switching devices. Either by connecting the two
upper devices or the two lower ones, the module is bypassed, although the current would
go through different switching devices. This feature is used in the literature to balance
the switching device usage, providing the already mentioned thermal management [151].
Consequently, in CHB converters, the space vector region can be determined by the
possible voltage outputs each phase can generate. The switching state generation is later
performed for each phase considering the available switching options and capacitor voltage
balance purposes [154].
In the case of N-level MMC, a similar procedure is carried out. However, due to its
modularity, it is expected that large amount of SM are seen in this topology (some HVDC
applications count for more than 400 SMs [155]). For this, it is not common to use SVM in
MMC as an unfeasible space vector region can derive from it. Nevertheless, some works
have focused on simplifying the SVM implementation for MMC [156,157], by dividing
the regions into smaller ones that are computationally affordable, among other possible
solutions. The existence of two arms in MMCs makes the switching state determination
different from the cascaded converter, that is, two voltage commands are given: one for
the upper arm (v∗u) and another for the lower one (v∗l ). Note that, considering the scheme
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where the circulating and output currents are defined as icirc = iu− il and ii = iu+ il,
respectively. Additionally, if the output voltage vi is measured with respect to an imaginary
middle dc-link point, two Kirchhoff’s equations can be obtained that determine how the
output voltage is commanded













which means that imposing a difference between the modulated voltages of each arm (vu
and vl), the output voltage (vo) is commanded. Therefore, the controllers would define a
voltage command for the upper v∗u and lower v∗l arms taking into account (3.1)–(3.2) to
regulate the output current and the circulating current simultaneously.
Once these voltage commands are determined, and given that there are only two possi-
bilities for each SM, the modulation takes place separately for each arm. The latter usually
involves which SMs are selected to be bypassed or connected according to their capacitor
voltage value and the sign of the arm current (iu or il) as it will be explained later. In line
with this, the stacked capacitor voltage value of the connected SMs must reassemble the
corresponding arm voltage command.
In order to simplify this process and avoid large computations with large values of
N , a normalization procedure is carried out. With this, the voltage command no longer








, v∗lz ∈ [0,N ] , (3.4)
where v∗kz for k = u,l refers to the normalized voltage command for arm k, and v̄c refers
to the average capacitor voltage. Regarding the latter, there are two usual values that the
literature considers:














where the first one is known as direct modulation and the second one as indirect modu-
lation. The first one assumes that all SM capacitor voltages within the same phase can
be approximated to be equal, while the second one does it for each arm. In spite of the
hard of the assumption, it is expected that the capacitor voltage variations between them
is compensated in average thanks to the large number of SMs used, and the computa-
tions are considerably simplified [147]. Nevertheless, one technique has been developed
in this work [158] that tries to compensate for the inherent modulation error that this
normalization step causes. This contribution will be explained later in this chapter.
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Fig. 3.2 shows examples of redundancy within the same phase i for a five-level CHB
converter, and within the upper arm for a MMC with three SMs. Both cases assume that
the capacitor voltages are equal with value vdc, and that it is desired to impose an output
voltage of vdc. Note that, for the MMC, there are three possible switching states, whereas
the CHB converter has two possible positions. Similarly to the switching vectors in the
SVM region, the larger the voltage to be modulated, the lower the number of redundant
switching positions that achieve such value. For example, in Fig. 3.2 for the MMC, making
vu = 3vdc is only possible with one position, whereas for the CHB converter, making
voi = 2vdc can only be achieved by connecting both CHBs.
Figure 3.2 Examples of redundancy within the upper arm for a MMC with three SMs
when vu = vdc (left), and within one phase for a five-level CHB converter when
voi = vdc (right).
At this point, any of the well-known modulation approaches used for multilevel convert-
ers can be applied, either to CHB converters or MMC, considering the normalized voltage
commands expressed in (3.3)–(3.4) [159]. However, in MMC, it is worth noting that the
most common CB-PWM approaches—LS-PWM and PS-PWM—require a carrier for each
SM [160]. Hence, in an attempt to reduce the implementation burden of the control of
MMC with large number of SMs, a modulation approach is commonly considered due
to its simplicity and feasible results. This approach is usually referred as nearest level
control (NLC) or nearest level modulation (NLM) as it takes the rounded values of the
normalized voltage commands (3.3)–(3.4), and uses them as the number of SMs to connect
for each arm during the whole switching period. As a result, no carriers are required and
the implementation is only concerned about selecting the preferable SMs to be connected.
It is worth noting that some modulation error appears due to this rounding effect. However,
for large enough values of N , this effect is almost negligible.
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3.1.2 Output current control
Regarding the phase current (ii in Fig. 3.1) regulation, any of the already mentioned
current controllers can be used to achieve such purpose (see Sect. 1.2.4). For this, note
that the CHB converter current dynamics is equal to that of a standard VSC, that is
vi = voi +Ls
dii
dt
+vnN for i= a,b,c , (3.7)
where vi is the phase voltage (measured with regards to the neutral point N of the grid),
and vnN is the voltage between the neutral of the CHB converter and the neutral of the
grid. Hence, the output voltage voi can be used to regulate the phase current ii.
In the case of MMC, Eq. (3.2) expresses similar dynamics, where the difference between
the lower voltage (vl) and the upper voltage (vu) determines the control action. Defining





















vidif would represent the voltage command given to regulate the output current ii, whereas
vicom is used to regulate the circulating current (see Eq. 3.1), as it will be exposed later.
3.1.3 Capacitor voltage balancing
This section exhibits how the capacitor voltage balance task can be tackled for either CHB
and MMC converters. Given the particular modularity of both topologies, the capacitor
voltage balance can be seen as a task of power sharing between modules. At steady
state, and assuming same DC-side conditions for all modules, the average power that is
delivered/absorbed by each module has to match that of its load, otherwise the capacitor
voltage value would not remain constant, and unbalances would appear.
In both topologies, the existence of several modules in each phase creates additional
control objectives in terms of capacitor balance. In the case of single dc-link systems, such
as the DCC previously covered, the designed controllers had to balance the capacitors
considering the interaction of each phase with the dc-link. In contrast, in CHB converters
and MMC, there exist two types of unbalances that can be classified as follows
• Capacitor voltage unbalance between different phases. The control objective is
to regulate the average capacitor voltage value of all modules in each phase to be
equal among the three phases. This objective can be synthesized using two variables
as it will be exposed later.
• Capacitor voltage unbalances between modules within the same phase. For
CHB converters, these unbalances can be modelled as the difference between the
capacitor voltage of each module and the average of the same phase. However, for
MMC, these unbalances are usually separated in two, the unbalances among SMs
within the same arm, and the unbalance between both arms. Again, the former are
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modelled from the differences between the arm average capacitor voltage and the
individual ones, whereas the latter is modelled from the difference between the
average value of each arm.
In-phase capacitor voltage balance
The balancing of modules within the same phase for CHB converters, or within the same
arm for MMC can be treated similarly. In this regard, the redundancy mentioned before
and exampled in Fig. 3.2 is used to achieve this task. In general terms, once the normalized
voltage command is known—for one arm in MMC or one phase in CHB converters—
all possible switching configurations that fulfill such value are considered and the most
beneficial one is selected. This process must consider the sign of the current that goes
through the modules, as it will dictate if the connected modules are being charged (input
current to the module dc-link) or being discharged (output current from the module dc-link).
To carry out this process, it is common to use a sorting algorithm the sorts the modules
according to their capacitor voltage value [161,162].
For example, considering the CHB converter case depicted in Fig. 3.2, if the current is
positive—it inputs the converter—the connected module would be charged. Therefore, the
module with the smallest capacitor voltage should be prioritized to be connected. In the
opposite case, were the current to be negative—it outputs the converter—the connected
module would be discharged, and thus the one with the largest capacitor voltage should be
prioritized.
Note that CHB converters for low modulation indexes—that is, relatively low values of
voi
vdc
—can decide whether to bypass serialized modules, or to modulate a positive voltage
with one module and compensate it with the negative voltage of another. In the second
case, it is possible to accelerate the balancing task or to achieve more steady capacitor
voltage waveforms. In any case, the considered modulation approach should take this
feature into account [163–165].
Alternatively, it has been shown that PS-PWMcan achieve power sharing, equalization of
losses and improved harmonic performance without the requirement of a sorting algorithm
[138].
For MMC, the sorting algorithm is a keystone for the balancing between SMs within the
same arm. This feature along with the circulating current control are the ones in charge
of regulating the capacitor voltage values of the SMs within one phase [166,167]. In the
following, one approach for capacitor voltage balance extracted from [168] is exhibited.
Focusing on a single phase, let us denote the capacitor voltage of SMn in arm k as vkcn
for n= 1, . . . ,N and k = u,l. Similarly, the average capacitor voltage of all SMs within
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In the one hand, the sorting algorithm selects the SMs whose vkcn is more diverged from
the average—the ones with the lowest values if the arm current charges the SMs, or the
ones with the highest values otherwise. On the other hand, the arm voltage command
v∗k is modified according to the difference between v̄
k
c and the desired capacitor voltage
(v∗c )—usually set to
vdc
N . In this way, a term—referred as ∆v
∗
k—proportional to this
difference and the sign of the arm current is added to the voltage command of that arm.
The latter introduces one loop for each arm with the following expressions








This control scheme is depicted in Fig. 3.3, where it can be seen the control scheme
to regulate both v̄kc towards v∗c , and the sorting algorithm that regulates the SMs voltage
within one arm to be equal.
Figure 3.3 Control scheme of a single-phase MMC with details of the control loop to
balance capacitors between arms. Extracted from [168].
Inter-phase capacitor voltage balance
These unbalances appear in systems with more than one phase, and it is the result of an
improper power sharing/consumption between phases. For the remaining of this section,
the previous variables are referred for each phase i= a,b,c with the super-index i.
For CHB converters, this unbalance takes place when power consuming/generating
units are attached to the dc-link of each module, and the total power consumed/generated
for each phase does not match between them. In fact, the in-phase balance may also
suffer from load/source inequalities, which can be compensated with a proper balancing
approach, as mentioned before, but within some boundaries of unmatched power [169].
One well-known approach to compensate the inter-phase unbalance is by means of using
zero sequence injection [170, 171], which consists in adding a common component—that
will be referred as x—to the three voltage commands voi simultaneously. Note that this is
equivalent of using the redundant switching vectors, that were explained in Sect. 2.1.2,
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for DCC. In CHB converters, for example, a positive zero-sequence injection means an
increase of the voltage command, which involves either more modules connecting their
dc-link positively, or less modules connecting their dc-link negatively. Following this
example, a positive zero-sequence injection added when a phase current is also positive
would mean an increase of the power injected to the corresponding phase. Given that the
addition of the three phase currents has to be zero, the power that is injected/subtracted in
one phase due to the zero-sequence is subtracted/injected from/to the others. This can be
mathematically expressed as
pa+ ∆pa = (voa +x)ia
pb+ ∆pb = (vob +x)ib
pc+ ∆pc = (voc +x)ic
→∆pa+ ∆pb+ ∆pc = x(ia+ ib+ ic) = 0 (3.14)
where pi and ∆pi for phases i= a,b,c are the active power and its increment of it due to
the zero-sequence voltage injection, respectively. A contribution in this regard has been
made [172], where a rule for the zero-sequence voltage determination for CHB converters
is proposed along with a conservative derivation of the boundaries for power mismatch,
inside which the proposal is capable to achieve inter-phase balance. This contribution is
exposed later in this chapter.
In the case of MMC, it is the circulating current the factor that introduces power in each
phase, as the three phases are all connected to the same DC bus. Hence, the inter-phase
unbalance is the result of an improper circulating current regulation. Indeed, the circulating
current must have a DC component to power-up the SMs within each phase [173]. In this
regard, some works have focused on eliminating the AC component of this current as it
introduces additional losses [174].
Considering the above, the inter-phase unbalance in MMC is an issue of delivering the
proper power to each phase by means of the circulating current. This issue also takes place
in single-phase systems where the SMs need a specific amount of power to work properly.
Note that, at steady-state conditions, the power delivered from the DC bus corresponds to
the one delivered to the AC side. Given that the DC bus is common for the three phases
and they are connected in parallel, the circulating current regulation of one phase has no
effect on the others. Therefore, the inter-phase unbalance can be regarded as a matter of
regulating three independent circulating currents in such a way that variable v̄c for each
phase—referred as v̄ic—goes towards the reference v∗c [175].
By means of the DC component of the circulating current, the average capacitor voltage
of the SMs within one phase (v̄ic) can be regulated. Therefore, a cascaded controller can
be formulated as it follows [168]. Focusing on a single-phase scheme, the dynamics of the




= vdc−vu−vl , (3.15)
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Figure 3.4 Control scheme of a single-phase MMC with details of the control loop to
balance the average capacitor value in one phase. Extracted from [168].
which is obtained by considering the voltage drop along the phase. Recalling the signal





where a simple proportional loop can regulate icirc. Indeed, by defining the following
control law withKcircp as proportional gain
vcom =K
circ
p (icirc− i∗circ) , (3.17)
the circulating current tracks its reference i∗circ. The remaining part is to determine the
circulating current reference, which can be done considering the v̄c regulation, that is,





c − v̄c) +Kbali
∫ t
0
(v∗c − v̄c)dτ . (3.18)
It is worth mentioning that, as similarly exposed in the cascaded configuration section
(Sect. 1.2.4), the outer controller, i.e. the regulation of v̄c, has to be tuned in such a way
that its control bandwidth is much smaller than the inner one, i.e. the bandwidth of the
regulation of icirc. Fig. 3.4 depicts this control scheme along the controllers exposed in
Fig. 3.3 for a single phase.
3.2 Modulation algorithm for inter-phase balancing in CHB converters
This proposal is a contribution of this dissertation that was published in [172], and it
presents an algorithm to compute the zero-sequence injection in three-phase CHB con-
verters to tackle with the balancing between phases. For this approach, each module of
the converter has a dc-link load, whose total phase power consumption is not matched
among phases, resulting in an inter-phase unbalance. The proposal solves this unbalance,
achieving proper power sharing between phases. A further analysis is carried out that
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results in conservative power boundaries, inside which the approach is mathematically
proved to be capable of achieve balancing. Besides, a modification is further introduced
that improves the converter efficiency as it will be shown by simulation results.
3.2.1 System model and proposed control law
The proposal presented in this section is modelled and discussed for a five-level CHB
converter, but it can be extended to any number of levels of the same topology. The
system is composed of two modules per phase, and it is connected to the grid through an L
filter. The power consumption given in each module are modelled as a current source that
drains current from the capacitor, whose capacitance is equal to C for all modules. The
voltage that it is modulated in each phase is referred as voi for i= a,b,c, the grid voltages
are referred as vi, and the phase currents are denoted as ii. Additionally, the capacitor
voltage and current consumption of each cell are expressed as vicn and Iicn for i= a,b,c
and n= 1,2, respectively. Note that index n refers to the number of the module, that is
n= 1 for the upper module and n= 2 for the lower one. This scheme is depicted in Fig.
3.5.
Figure 3.5 Scheme of a five-level CHB converter.
Following this nomenclature, the capacitor voltage dynamics for any module n in any




= iivoinz − I
i
cn for n= 1,2 (3.19)
where voinz =−1,0,1 refers to the normalized output voltage of the module depending
on the switching position. In this regard, the output of the phase is equal to the addition of
the output voltages of the two modules, that is, voiz = voi1z +voi2z .
To model the phase unbalance, the average capacitor voltage of each phase—denoted as
v̄ic—is considered along with the total current that is extracted from both dc-links—denoted
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Additionally, the phase unbalance, i.e. the unbalance between the three phases, can be
characterized using two error signals, which are defined as follows
vd1 := vdc− v̄ac (3.23)
vd2 := vdc− v̄bc , (3.24)




c. Considering the derivative of these error signals, and using














(iavoaz −2ibvobz + icvocz +γ2) (3.26)
γ1 = 2I
a
c − Ibc − Icc
γ2 =−Iac + 2Ibc − Icc ,
where γn expresses the unmatched currents consumption, that is, it would be equal to
zero if the currents consumption were matched between phases. Lastly, the addition of a
zero-sequence component can be modelled by considering that a term x is added to the
three output voltages voiz simultaneously. Replacing voiz for its corresponding value with













(iavoaz −2ibvobz + icvocz +γ2−3ibx) , (3.28)
which expresses how the added zero-sequence component can affect the error signals. To
derive how to compute the value of x, a Lyapunov function candidate is proposed as
V = |vd1|+ |vd2| , (3.29)
whose derivative has to be negative in order to make these signals go to zero. Note that
(3.29) is not differentiable when either vd1 = 0 or vd2 = 0. However, given that a formal
proof of stability is not pursued, function (3.29) will be used as inspiration for a new
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=sign(vd1)(−2iavoaz + ibvobz + icvocz +γ1)
+ sign(vd2)(iavoaz −2ibvobz + icvocz +γ2)
−3x(sign(vd1)ia+ sign(vd2)ib) . (3.31)
Hence, the proposed control law is to maximize the value of x when (sign(vd1)ia +
sign(vd2)ib) ≥ 0, and to minimize the value of x otherwise. In this regard, the maxi-
mization/minimization is limited by the achievable output voltage of the converter, which
for a five level CHB converter is voiz ∈ [−2,2]—the lower limit is reached when both
modules output their dc-link negatively, whereas the upper limit is reached when both
modules output their dc-link positively. In other words, the control law for a five-level
CHB converter clamps the output voltage of one phase to its upper/lower limit, and thus it
is expressed as
if (sign(vd1)ia+ sign(vd2)ib)≤ 0
x=−2−min(voaz ,vobz ,vocz )
else
x= 2−max(voaz ,vobz ,vocz ) .
(3.32)
As it was mentioned at the beginning of this section, this proposed law can be easily
extended to CHB topologies with larger number of levels by considering the reachable
voltage limits, which, in general terms, would be voiz ∈ [−(N −1)/2,(N −1)/2] for a
N-level converter.
3.2.2 Power boundaries obtention
In the following, it is derived how to obtain the power boundaries for the maximum
difference between the total phase power consumption that grants that, when operating
inside them, the current proposal makes the error signals vd1 and vd2 to stay around zero.
For this, changes in the Lyapunov function value are no longer considered in continuous
domain, but evaluated at the grid frequency rate (ωg), resulting in a discrete modification
of its value ∆V . In this way, the power limits that makes ∆V always negative when using
the proposed control law are sought.
Assumptions
The power boundaries are obtained under steady-state conditions, therefore it is assumed
that the dc-link and current controllers have reached the steady-state with unitary power
factor conditions. This is equivalent to assuming that the phase currents and normalized







































where A is the current amplitude, Vm is the amplitude of the voltage command, and φ
stands for the phase-shift between modulated voltage and current.













where pa, pb and pc are the absorbed power for each phase. Note that, for simplicity
in the analysis, each phase power is expressed with one variable, although it does not
exactly represent the total power consumption of the phase, as v̄ic · Iic 6= vic1Iic1 +vic2Iic2
unless vic1 = vic2. However, under steady-state conditions, the in-phase capacitor voltage
unbalance regulation would make vic1 = vic2 = v̄ic, and thus the previous generalization
can be accepted.
Case analysis
Given that the signs of the error signals have been assumed constant in order to differentiate
the Lyapunov function (3.29), there exist four cases that have to be analyzed individually.
Introducing (3.33)–(3.41) into (3.31), and integrating over a grid period, where the signs
of the error signals have been assumed, four inequalities are obtained to guarantee that
∆V < 0. The four inequalities have the following expressions
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−3x(ia− ib)dωt , (3.45)





F (x)dωt . (3.46)
In the following, and in order to search for conservative power boundaries, the lower
bound for
∫ 2π
0 F (x), and the upper bound for
∫ 2π
0 H are sought.
Lower bound for F (x)
Considering the behaviour of x given by the algorithm (3.32) and the current expressions
given in (3.33)–(3.35), the minimum value of the integral of F (x) can be computed as a
function of the phase-shift angle φ and current amplitude A. In this regard, note that the
integral of F (x) in (3.42) and (3.43) would be equally bounded due to the fact that the
sign of x changes with the sign of the error signals, and similarly happens with (3.44) and
(3.45).
In this way, evaluating the integral for different values of φ, Fig. 3.6 is obtained. This
figure shows the value of the integral for different values of φ, which results in the following
conservative boundaries ∫ 2π
0
±3x(ia+ ib)dωt > 4.11 ·A (3.47)∫ 2π
0
±3x(ia− ib)dωt > 7.13 ·A (3.48)
Upper bound for H
To get the value of
∫ 2π
0 Hdωt, some additional assumptions are made from a conser-
vative perspective. Firstly, the total power is denoted as pt and fulfills pt = pa+pb+pc.
Given that the currents and the voltage commands are sinusoidal and the systems performs
with unitary power factor, the value of the integral
∫ 2π
0 iivoidωt equals the total power
shared between phases pt/3.
Secondly, it is considered that it should exist a relation between the average capacitor
voltage during the transient, where the capacitor voltages are unbalanced, and the power de-
manded by each phase. In the unbalanced transient and comparatively among phases, those
with larger power demand would have a lower average capacitor voltage, whereas those
with lower power demand would have a larger average capacitor voltage. Additionally, the
error signals expresses whether an average capacitor voltage of a phase is above or below
the averaged level (vdc), e.g. vd1 > 0 indicates that the average capacitor voltage of phase
a is below the average. Following this example and considering the previous assumption,
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Figure 3.6 Value of the integral of F (x)/A for different values of φ considering the sign of
the error signals given in the inequalities (3.42) (lower curve) and (3.44) (upper
curve). The values of the integral considering the sign of the error signals given
in (3.43) and (3.45) depict the same waveform but shifted in phase, which gives
the same lower boundaries.
phase a demands more power than the average, that is pa > pt/3. This assumption can be
expressed in the following sets of inequalities depending on the signs of vd1 and vd2






































Note that for the cases (3.50) and (3.51), the power demanded by phase c can not
be directly related to the average consumption. Fortunately, the inequalities for those
particular cases (3.44)–(3.45) do not require this information. Thanks to this, the terms
that appear in the integral of H with the general expression of ±(pi− iivoi) are always
positive under their assumption of error sign. For example, vd1 > 0 implies that pa > pt/3,
and thus (pa− iavoa)> 0.
Consequently, the upper bound of the integral of H can be obtained by maximizing all
its terms since they are all positive when the previous assumptions are applied.
Another assumption involves imposing a constraint in the minimum allowed value of
the average capacitor voltage for each phase (v̄ic), as they appear in the denominator of
the integral of H . Accordingly, this constraint—whose limit value is referred as vcmin—
is determined as the value that allows modulating the grid voltage waveform without
overmodulating. Assuming that the system works in rectifier mode—power inputs the
system—with unitary power factor conditions, it is expected that the voltage command
would be less or equal to the grid voltages. Hence, unitary modulation index results in
a conservative assumption. Denoting the grid voltage rms value as Vrms, the constraint
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results in vcmin =
√
2Vrms/2. Using this value for v̄ac , v̄bc and v̄cc in the integral of H given
in (3.42)–(3.45), the following values are obtained
































which can be further simplified considering that pt = pa+pb+pc and defining a relation
parameter r := pb/pt























Considering the integral limits of F (x) in (3.47)–(3.48) and the integral limits of H
in (3.57)–(3.60), a comparison can be performed. For this, the definition of total power
with unitary power factor for a three-phase system with sinusoidal voltages and currents
as pt = 3 A√2Vrms is considered. Considering the previous assumptions, the latter can be
expressed as pt = 3Avcmin . As a result, the power boundaries as a function of the power
consumed by phase c, total power pt and the parameter r are obtained as follows
vd1 > 0,vd2 > 0 : pc > 0.26pt (3.61)
vd1 > 0,vd2 < 0 : pc > pt(0.874−2r) (3.62)
vd1 < 0,vd2 < 0 : pc < 0.406pt (3.63)
vd1 < 0,vd2 > 0 : pc < pt(1.1261−2r) (3.64)
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These boundaries can be gathered together in a power region, inside which the algorithm
is capable of keeping Vd1 and Vd2 around zero, no matter the sign of them. This power
region is represented in Fig. 3.7 as a plane with the percentage of total power that is
demanded by phase c as the vertical axis, and the percentage of the total power that is
demanded by phase b—which is equal to r ·100—in the horizontal axis.
Figure 3.7 Region limited by the power boundaries obtained in (3.61)–(3.64).
3.2.3 Further improvement for neutral point voltage ripple
The previous algorithm computes the value of x in such a way that the voltage command
of one phase is pushed to the limit of overmodulation, i.e. one voiz is set to be -2 or 2.
However, one of the most prominent application of CHBs is within the field of photovoltaic
(PV) generation, and there exists a phenomenon with them that limits the ripple of the
neutral point voltage. In PV, it has been shown that a parasitic capacitance appears between
the neutral point of the converter and the ground, even when an isolation transformer is
used in the PCC [176, 177]. Consequently, oscillations in the neutral point due to the
injected zero-sequence voltage creates a current leakage that increases the losses. The
larger the frequency and amplitude of the oscillations, the larger the losses.
During transients where the modules are not balanced, the sign of the error signals
are kept constant, and thus the previous control law (3.32) generates a low-frequency
oscillation—the value of x changes its sign at the grid frequency rate. However, when the
system is reaching the steady-state condition, where the error signals can change abruptly,
the frequency of the oscillations can considerably increase. If this is not taken into account,
the neutral point voltage oscillations can reach frequencies close to the switching one, as
the error signal sign can change from one sampling instant to another. In order to mitigate
this effect during steady-state conditions, a modification of the previous control law is
proposed in such a way that the amplitude of x is progressively reduced as the error signals
get closer to their value at steady state
xst :=Kx ·x , Kx ∈ [0,1] (3.65)
Kx = Sat(Kp(V −V ∗)) , (3.66)
where xst is the new proposed value of x to be added to the voltage commands, Kx is
the factor that reduces the amplitude of x progressively,Kp is the control parameter that
regulatesKx, and V ∗ is the value of the Lyapunov function around which it will stay at
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steady state. Note that, due to the limitation of the original control law, the error signals
would no longer oscillate around zero but around a fixed value dictated by V ∗, and thus
the abrupt changes of signs are avoided. As a consequence, the Lyapunov function is
bounded in a band defined by the value ofKp and V ∗. In this regard, note that the previous
algorithm has been proved to make the error signals go to zero when it is fully applied
and the phase powers are within the boundaries (3.61)–(3.64). Therefore, defining a band
where (3.65) starts to reduce the value of x guarantees that the Lyapunov function is kept
around this band, as the algorithm is fully applied outside its boundaries. This band can
be obtained from considering the boundary value at whichKx equals 1




where Vb is the Lyapunov function value at the limit of the band considered. Consequently,
the value of V , when sampled at the grid frequency, is kept below Vb.
3.2.4 Simulation results
Some simulations have been carried out with the proposed control law and the modified
one. For it, the system depicted in Fig. 3.5 is considered with the parameters shown
in Table 3.1. The simulations implements a PI controller to regulate the average SM
voltage towards its reference v∗dc as the outer loop, whereas a PI controller in synchronous
reference frame is used as the current controller (see Sect. 1.2.4). The output of the
current controller is transformed back to the abc frame and the zero-sequence component
computed by the proposed algorithm—or the modified version—is added. The resulting
voltage command inputs the modulator that generates the gate signals.
Table 3.1 Simulation and control parameters.
Parameter Value Parameter Value
SM volt. ref., v∗dc 300 V Phase a power, pa 7 kW
Phase b power, pb 5 kW Phase c power, pc 8 kW
Grid filter inductance, Ls 3.3mH Grid voltage, Vrms 220 Vrms
SM capacitors, C 2mF Lyapunov ref., V ∗ 35
Prop. gainKx regulation,Kp 0.1 Reactive power ref., q∗ 0 VA
Switch. freq, fs 10 kHz
The simulations are conducted in the following intervals
1. The system starts with no loads and no zero-sequence injection until the current and
dc-link voltage controllers reach a steady-state condition.
2. At t = 0.35 s, the constant power loads are activated, still with no zero-sequence
injection.
3. At t= 0.5 s, the proposed algorithm is activated and the zero-sequence component
is added to the voltage commands.
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To depict the effect the proposed algorithm and its modification have on the capacitor
voltage balance, Fig. 3.8 is depicted. It shows the evolution of the capacitor voltages and
the error signals when the proposed control law and its modification are used. As it can be
seen, both cases exhibit a capacitor voltage equalization tendency from the moment they
are activated. However, in the case of the modified version, a steady-state error appears
due to the limitation of the x value. Nevertheless, this error can be assumable in practical
applications.
Similarly, Fig. 3.9 depicts the phase currents for the original algorithm. The phase
currents for the modified algorithm are not shown as they exhibit a similar behaviour in
steady state. As it can be seen, some low-order harmonics appear between t= 0.35 s and
t= 0.5 s due to the modulation error caused by the capacitor unbalance. This distortion is
further reduced when the algorithm is activated and the steady state is reached.
Lastly, Fig. 3.10 depicts the harmonic spectrum of the voltage between the neutral
point of the converter and the ground. The values are depicted in normalized amplitude
with regard to the fundamental amplitude (A1). It can be seen that the inclusion of the
modification considerably reduces the amplitude spectrum of higher frequencies, which
would result in a lower leakage current.
3.2.5 Conclusions and future lines of research on CHB converters
The presented algorithm uses a well-known technique, that is the zero-sequence injec-
tion, to tackle the inter-phase capacitor unbalance in a five-level CHB converter. The
proposed control law is computationally simple, and conservative limits for the phase
power differences have been obtained inside which the algorithm is proved to provide
balancing capabilities. A modification is later considered to make it more appealing for
PV applications.
It is mentioned how the proposed control law could be extended to any CHB topology
with different number of levels, however the power boundary analysis may require to be
reformulated for the new converter. Nevertheless, the steps performed here can assist on
the obtention of such boundaries.
Among the future lines of research, one can include the obtention of the instantaneous
maximum deviation of the value of vd1 or vd2, as the Lyapunov function reduction has
been evaluated at the grid frequency rate. This means that the error signals could oscillate
inside the grid period as long as, at the end of it, they have a lower value than the one
they started with. Therefore, it may be necessary to perform an analysis to bound this
ripple as it could generate undesired distortions. Another line could be the extension of
this zero-sequence voltage injection to three-phase MMC.
Another possible future study is how this approach can be modified to additionally
achieve negative sequence compensation in the phase currents.
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Figure 3.8 Evolution of the average capacitor voltage of each phase (v̄ac , v̄bc , v̄cc) and the
error signals (vd1, vd2) for the original algorithm and the modified one.
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Figure 3.9 Evolution of the phase current from the moment the loads are activated with
the inclusion of the original algorithm at t= 0.5 s.
Figure 3.10 Harmonic spectrum of the voltage between the neutral point of the converter
and the grid.
3.3 Feed-forward modulation technique for more accurate operation
of MMC
This section exposes one contribution regarding the modulation of MMC [158] that
achieves an improvement in the modulation accuracy of the system operation. The pre-
sented proposal is given for a single-phase MMC with N SMs per arm, but it can be
extended to three-phase systems by applying the same procedure to the remaining phases.
The system considered in this section is a single-phase MMC with half-bridge SMs shown
in Fig. 3.11.
As it was mentioned in the introduction section of this chapter, the MMC stands out for
its modularity, redundancy and scalability. Large voltage limits, that are unfeasible for two-
level converters, can be reached by stacking modules with much more affordable voltage
constrains, which makes this topology especially interesting for HVDC applications [178].
One way to approach the modulation of MMC is by dealing individually with each of the
two arms that compose a phase (see Fig. 3.1) in such a way that each one has to fulfill a
given voltage command. However, due to the fact that each module requires at least, one
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Figure 3.11 Scheme of a single-phase MMC with half-bridge SMs.
control signal, some efforts have been devoted to simplify the modulation stage once the
voltage command is known. In this regard, the NLM achieves one of the best simplification
along with low number of commutations. However, the loss of accuracy caused by selecting
an integer number of SMs can generate distortions in the implemented controllers [179].
Alternatively, the use of PWM can compensate such inaccuracy [159,160,180]. Among
others, PS-PWM [181] and LS-PWM [74] are the most used ones for a wide range of
applications [182].
In any case, the voltage command of each arm is usually normalized, either considering
the average voltage of the arm (indirect modulation) or the average voltage of the phase
(direct modulation). Note that this step assumes that the SM voltage values are equal as the
modulation makes no distinctions when selecting one SM or another. As a consequence,
if the voltage difference between SMs is noticeable, a modulation error is produced. In
the following section, the well-known NLM and LS-PWM approaches are recalled for a
single-phase system and the stated modulation error is analytically exposed. An approach
that compensates such modulation error is later proposed and exhibited in Sect. 3.3.2.
3.3.1 NLM and LS-PWM modulation approaches and problem statement
Given that the indirect modulation uses the average value of the SMs within the same arm
(v̄kc ) for the normalization step, it achieves a more accurate operation. Therefore, in order
to provide a fairer comparison with the proposal of this chapter, indirect modulation is
used in the normalization step with LS-PWM and NLM approaches. For it, it is assumed
that the voltage command for each arm—referred as v∗k for arm k = u,l—are given as





to normalized variable. Additionally, it is assumed that the control has reached the steady
state, and thus the voltage commands are expected to have a sinusoidal shape.
To analyze the effects the equal capacitor voltage assumption has on the control accuracy,
the control signal of the output current control (vdif in (3.8)–(3.9) with the current dynamics
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expressed in (3.2)) and the control signal of the circulating current control (vcom in (3.8)–
(3.9) with the current dynamics expressed in (3.17)) are analyzed. In this regard, the voltage
command for each arm determines a value that is later normalized and then introduced in
the modulator. Then, the modulation error is the difference between the voltage command
prior to the normalization and the real modulated voltage using the selected SMs.
NLM approach
This technique takes the normalized voltage command for each arm, and computes the
rounded value to determine the number of connected SMs. Denoting nu and nl as the
number of switched-on SMs in arm u and l respectively, the modulated voltage in the arm
(vk) can be derived as follows{
nu = round(v∗uz )




vkcn for k = u,l , (3.67)
where vkcn is the capacitor voltage of the SM listed in the nth position of the sorting
algorithm, and round stands for the rounding function, which outputs the nearest integer.
The value of v∗kz is computed from the voltage command v
∗














for k = u,l ,v∗kz ∈ [0,N ] . (3.68)
With this, the actual arm voltage and the desired one can be compared and the modulation































To give an illustrative example, Fig. 3.12 is depicted. Fig. 3.12(a) shows a capacitor
voltage distribution of one arm for different values of N assuming v̄kc = vdc, whereas Fig.
3.12(b) depicts the modulation error described by (3.69)–(3.70) with the same capacitor
voltage distribution for a generic arm k and different values of v∗kz ∈ [0,N ]. It is worth
mentioning that with this particular distribution, and knowing that v̄kc gets smaller withN ,
the larger the N , the smaller the error.
LS-PWM approach
The implementation of LS-PWM is equivalent to switching-on a number of SMs equal
to the integer part of v∗kz , while the non-integer part is modulated by using PWM with
one SM. Similarly than NLM, the nk connected SMs are selected according to the sorting
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Figure 3.12 (a):Example of unequal capacitor voltage distribution with a maximum devia-
tion of 5%; (b) Relative modulation error in one arm as a consequence of the
unequal voltage values.
algorithm, being the (nk+1)th in the list the one that is modulated through PWM. Thanks
to this, the rounding error is compensated, but the assumption of equal capacitor voltage
in the normalization step still takes place (3.68). Consequently,{
nu = floor(v∗uz )







vkcnk+1 for k = u,l , (3.71)
where dknk+1 ∈ [0,1] is the duty ratio of the PWM-switched SM. From this notation, the
































which differs from the NLM expressions (3.69)–(3.70) in the last duty ratio term.
In order to depict the modulation error that is produced by both approaches, Fig. 3.13 is
shown. This figure illustrates the value of vk for different values of N when the capacitor
voltage distribution of Fig. 3.12(a) is considered. As it can be seen, the modulation error
is generally reduced for larger number of SMs (N ). Additionally, it is clear that the greater
the capacitor voltage differences, the larger the error induced by the normalization step.
For this, it is desired to find an approach that solves this issue, which will be of great
interest for applications with relatively low number of SMs and large expected differences
in the capacitor voltages. Accordingly, the potential applications for this approach will be
discussed later.
To provide a numerical example for LS-PWM, considerN = 10, v̄kc = 200 V, v∗k = 650
V, and a random capacitor voltage distribution with a 10 % maximum allowed deviation
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Figure 3.13 Example of modulated arm voltage over a grid period using NLM (a) and
LS-PWM (b) for different values of N with the capacitor voltage distribution
of Fig. 3.12.
that are listed from lower to higher as follows






nk = 3, d
k
4 = 0.25
vk = 180 + 188 + 190 + 195 ·0.25 = 606.75V
ṽk = 650−606.75 = 43.25V(6.6% error) ,
(3.74)
where a deviation of a 6.6 % from the desired value is given. This value would change
depending on the capacitor voltage distribution and the value of v∗kz , affecting in any case
the closed-loop performance of the controllers.
3.3.2 Feed-forward LS-PWM approach (FF-LS-PWM)
This is the main contribution of this section [158], and it consists of a modulation technique
that solves the mentioned modulation issue by taking into account the actual capacitor
voltage of the connected SMs. For it, the desired arm voltage v∗k is considered, and the
SMs are stacked from the sorting algorithm list until their added voltage matches v∗k.
Similarly to LS-PWM, there is one SM that is PWM-switched in each arm, and thus a
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more accurate modulation is achieved. Due to the use of the capacitor voltage values
and the same principle of operation than LS-PWM, this proposal is called feed-forward
LS-PWM (FF-LS-PWM).
The concept of feed-forward modulation is not new as it was already presented in [183]
for space-vector-based modulation for multilevel converters. However, the current proposal
adapts it to MMC using a much more simple CB-PWM. A similar concept of feed-forward
modulation for MMC was introduced in [168], where the authors use PS-PWM and a
voltage command for each SM. In this way, the normalization step is carried out for each
individual SM, and its capacitor voltage value is taken into account in the duty ratio
computation. However, due to the use of PS-PWM and the use of individual voltage
commands, a large computational effort is expected along with large switching losses as
all SMs are PWM-switched. On the contrary, the proposed approach makes, for each arm,
simple comparisons to derive the number of connected SMs, and one normalization to
obtain the corresponding duty ratio. Using variable j as a counter, this process can be
sequenced as follows
1. Variable v∗k is saved into variable v∗k1.
2. Starting with j = 1, variable v∗kj is compared with the jth SM in the sorted algorithm
list—let us denote it as vkcnj . If v
∗
kj is larger, then the respective SM is fully connected,
i.e. dknj = 1, and the algorithm continues with the next step. Otherwise, the respective





, the remaining SMs, i.e. SMn for
n= j+ 1, . . . ,N , are disconnected (dknj = 0), and the algorithm ends.
3. If the previous SM was fully connected, the variable j is updated j = j+ 1.
4. The remaining arm voltage to be modulated is then updated considering the previous
decision, that is v∗kj = v
∗
kj−1−vkcnj−1 , and the process is repeated again from point
(2).
This process ends with the computation of the PWM-switched SM, similarly to the
LS-PWM, where the last selected SM in the sorted list is the PWM-switched one. The
proposed process is depicted in Fig. 3.14 along with an illustrative example.
Note that the current proposal can be seen as a modification of the carriers for LS-PWM.
Following in this line, the carriers would not be normalized from 0 to 1, but instead they
would go from zero to vkcnj . Additionally, the disposition of the carriers can be configured
similarly to that of a LS-PWM (see Sect. 1.3.2) in such a way that the benefits derived
from it are obtained. Following this concept of altering the carriers to achieve feed-forward
modulation in MMC, the PS-PWM scheme could also be applied to derive a FF-PS-PWM.
In this case, each carrier is phase-shifted 360/N similarly to PS-PWM, but its amplitude is
modified according to the capacitor voltage value of the SM the carrier is associated with.
Larger values of the SM capacitor voltage implies a shorter conduction time to achieve the
same average value of the modulated voltage. Note that a typical scheme of PS-PWM uses
the normalized voltage command and the carriers go from zero to N . Therefore, a linear
relation can be implemented to take into account the capacitor voltage value in the carriers
amplitude, that is, going from zero to Nvkcn instead. As a result, the carriers in PS-PWM
no longer have a triangular waveform that goes from zero to N and then back to zero,
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Figure 3.14 (a) Flowchart of proposed modulation approach. (b) Example of proposed
modulation for N = 10, a given sorted list and v∗k = 650V .
instead they go from zero to Nvkcn and back to zero. To depict an illustrative example, the
schemes of FF-LS-PWM and FF-PS-PWM implemented through carriers are shown in
Fig. 3.15 for a MMC with five modules.
3.3.3 Analysis and discussion
This section provides a theoretical analysis of the proposed method in comparison with
NLM and LS-PWM in order to exhibit the error compensation achieved by the proposal.
For this, N = 20 is assumed and the SM capacitor voltages are normalized (vkcnz ) (with
respect to v̄kc ) and distributed as depicted in Fig. 3.16. This analysis considers a maximum
deviation of 30%, i.e. vkcnz ∈ [0.7,1.3], and that the SMs are already arranged by the sorting
algorithm in the proper order, n= 1, . . . ,20. Furthermore, a sinusoidal reference v∗kz with
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Figure 3.15 Implementation of the feed-forward concept in the carriers for LS-PWM and
PS-PWM with five SMs.
unity modulation index is assumed. Expressing the above considerations mathematically








v∗uz =−10cos(ωt) + 10 (3.77)








+v∗uz = 20, (3.80)
where v∗difz is the normalized voltage command for the output current controller (see Eq.
(3.8)–(3.9)), and vkcnz (n) refers to the continuous function that expresses the n-capacitor
voltage for arm k. Using the continuous function with the averaged model of NLM and
LS-PWM to obtain the normalized modulated voltage vdifz









vucnz (n)dn︸ ︷︷ ︸
vuz
(3.82)










vucnz (n)dn︸ ︷︷ ︸
vuz
. (3.83)
With this, the modulated voltage vdifz can be compared with the corresponding voltage
command v∗dif as portrayed in Fig. 3.17. It can be seen that the modulation error generates
DC and low-order harmonics in the modulation of vdifz , which will ultimately impact the
performance of the converter.
Figure 3.16 Normalized capacitor voltage distribution used for the analysis with N = 20,
and the continuous function that interpolates them.
Figure 3.17 Normalized output voltage for NLM and LS-PWM versus the desired one,
considering the continuous function of the capacitor voltage values of Fig.
3.16.
A similar procedure can be carried out for the modulation of v∗comz , that is, the control
variable for the circulating current (Eq. 3.16). Accordingly,









vucnz (n)dn︸ ︷︷ ︸
vuz
(3.85)










vucnz (n)dn︸ ︷︷ ︸
vuz
. (3.86)
However, in order to assume the worst case scenario for vcomz , that is the distribution
of capacitor voltages that yields the highest error, it is assumed that both arms share the
same continuous function of capacitor voltages, i.e. vucnz (n) = v
l
cnz (n). This is due to
the fact that the particular waveforms of Eq. (3.75)–(3.76) would generate no modulation
error in the common component. The modulated voltage vcomz can be compared with the
commanded one v∗comz (3.80) as portrayed in Fig. 3.18, where it can be seen that undesired
components at twice the fundamental component could arise in the circulating current.
As a result of this analysis, it is stated that LS-PWM and NLM have a modulation
inaccuracy that might force the controller to supplement such an error, imposing additional
restrictions on the controller design, or even generating instabilities as this error can be
seen as external disturbance in the closed-loop scheme. With the FF-LS-PWM scheme,
these modulation errors are avoided and an accurate modulation is achieved.
Figure 3.18 Normalized common voltage for NLM and LS-PWM versus the desired one,
considering that both arms share the same continuous function of the capacitor
voltage shown in Fig. 3.16.
Despite the benefits of the current approach, the feedforward concept requires mea-
suring every capacitor voltage value every switching period, which could be a deterrent
feature for systems with large number of SMs. In fact, some efforts have been devoted
to reduce the sampling frequency required for MMC, especially in the capacitor voltage
measurements [184–186]. Additionally, the considered algorithm compares the voltage
command with the capacitor voltage values one by one, which might be of concern in
terms of computational burden in systems with large values of N . Nevertheless, there are
several practical applications where the mentioned drawbacks are largely compensated by
the derived benefits from using FF-LS-PWM. Examples include:
• Solutions to medium- or low-voltage applications [187], where the number of SMs
is relatively low and the capacitor voltage differences are more remarkable. In
these scenarios, the added complexity is kept low due to the reduced number of
measures, while the achieved modulation error compensation enhances the system
performance.
174 Chapter 3. Contributions to Cascaded and Modular Converters
• Integrating renewable energies [188], and energy storage systems [189]. Naturally,
these applications result in unequal steady-state SM capacitor voltages and/or uneven
power consumption among SM. This is the case of the application exhibited in Sect.
2.3.4 for five-level DCC.
• Application of switching reduction or switching-saving approaches (SSA) [190],
which are evolving with MMC as an attempt to reduce losses and increase efficiency.
One way to achieve it is by prolonging the conduction time of SMs, which in turns
increases the difference between SMs capacitor voltages. Due to this, SSAs will
be considered in the simulation and experimental verification to exhibit one of the
potential application of this approach.
• Using smaller capacitors to enable a more compact MMC system [191]. This can
be achieved by relaxing the permissible capacitor voltage ripple [192], which would
compromise the quality and the performance of the system were the actual capacitor
voltage not to be taken into account in the modulation stage.
3.3.4 Simulation results
This section depicts some results obtained from simulating the proposed method in com-
parison with LS-PWM. Direct comparison with NLM is skipped given that the literature
is plenty of comparisons between LS-PWM and NLM, and that LS-PWM performs better
than NLM in terms of accuracy.
The system is a single-phase MMC inverter in grid-forming application, where the
output (point i in Fig. 3.11) is connected to a load (RL) of 10 Ω. The control scheme is
the one shown in Fig. 3.3 and Fig. 3.4, which was extracted from [168], where the output
current control is a proportional-resonant controller (Sect. 1.2.4) that tracks a fixed current
reference with amplitude I∗ = 32A.
In order to verify the improvement of FF-LS-PWM against LS-PWMwhen the capacitor
voltage differences are noticeable, a SSA that is based on relaxing the allowable capacitor
voltage difference is used. The fundamental of such algorithm is to avoid fast changes of
the SM positions in the sorting algorithm list when steady state is reached, as every change
in the sorting algorithm list usually implies the connection/disconnection of a previously
disconnected/connected SM. As a result, if the position of a SM in the sorting algorithm list
is not updated until its voltage reaches a certain deviation from the reference value, it would
remain connected/disconnected for longer period of time, saving commutations in the
process. Consequently, the SM stays connected/disconnected until their capacitor voltage
reaches the boundaries of the band, moment at which its connection priority is updated and
its voltage change tendency is modified favourably. For the remaining of this simulation
section, the voltage band is set to be 5% of the capacitor voltage reference v∗c = vdc/N ,
which is fixed to 50 V for all tests. Consequently, the dc-link voltage varies accordingly
with N as vdc = 50 ·N V. Besides, the control parameters and current reference are kept
constant between tests to provide a fairer comparison.
The first test shows the circulating current behaviour for LS-PWM and FF-LS-PWM
for different number of SMs (N ) in Fig. 3.19. Note how the FF-LS-PWM improves the
controllability and smooths the current distortion due to the improved modulation accuracy.
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Figure 3.19 Circulating current for LS-PWM (top) and FF-LS-PWM (bottom) with a SSA
with a voltage band of 5%, for different values of N .
To exhibit the effect the capacitor voltage differences have on the output current distor-
tion, Fig. 3.20 depicts the THD value of the output current under different values of N for
LS-PWM and FF-LS-PWM with and without the voltage-based SSA. As it can be seen,
considering that v̄∗c is fixed, the modulation error increases with the number of SMs when
a SSA is used. However, FF-LS-PWM is capable of compensating such modulation error,
resulting in small variations of the THD value. Besides, the use of SSA while adopting
FF-LS-PWM has a negligible effect on the THD value. With a switching and sampling
frequency of 5 kHz, the average SM switching frequency that results from LS-PWM and
FF-LS-PWM with and without SSA are shown in Table 3.2. Note that both modulations
yield similar switching performance, but the distortion is improved with FF-LS-PWM,
especially when SSA is used.
Table 3.2 Average fs (kHz) per SM obtained from simulation.
N LS-PWM FF-LS-PWM LS-PWM (SSA) FF-LS-PWM (SSA)
20 3.05 3.03 0.96 0.95
40 3.82 3.79 0.85 0.85
80 4.28 4.28 0.76 0.76
150 4.40 4.39 0.72 0.72
200 4.47 4.44 0.71 0.71
In summary from this section, it can be extracted that FF-LS-PWM with SSA exhibits
a slightly better distortion performance with considerable reduced commutations when
compared with LS-PWM without SSA. LS-PWM with SSA achieves a similar switching
reduction at the expenses of largely worsening the distortion performance. It is worth
mentioning that PS-PWM in [168] could present an improvement in the current distortion,
but it will be at the cost of PWM-switching every SM, and increasing the computational
burden due to the duty ratio computation for each SM.
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Figure 3.20 THD value of the output current for LS-PWM and FF-LS-PWM when the
number of SMs are increased.
Figure 3.21 Single-phase MMC used in experiments along with data acquisition and
processing unit (DAPU) and external resistor used as load.
3.3.5 Experimental verification
This section provides some experiments to verify the feasibility of the proposal. For this,
a 200 W scaled-down single-phase laboratory prototype is used (Fig. 3.21). This setup
of a MMC has 6 modules, three per arm. The parameters of the experimental set-rig
are tabulated in Table 3.3. The used control scheme is the same than the one used in
simulations, and depicted in Fig. 3.3 and Fig. 3.4. The control parametersKPIp andKPIi
are used for the PI controller of the average capacitor voltage (v̄c→ v∗c = vdc/N );KPp are
used either for the P controller of the circulating current (icirc→ i∗circ) and the balance of
the capacitor voltages between arms (v̄uc ↔ v̄lc); whereas KPRp and KPRr are the control
parameters of the resonant controller used for the output current.
In this experimental verification, different scenarios of SSA with LS-PWM and FF-
LS-PWM are considered. The first one is based on a voltage band as explained in the
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Table 3.3 Experimental parameters.
Parameter Value Parameter Value
Arm Inductance, Ls 2 mH Output Inductance, Lg 2 mH
SM Capacitance, CSM 2 mF Number of SM per arm, N 3
Load Resistance, RL 60 Ω Load Current reference, I∗ 1 A
dc-link Voltage, vdc 150 V Samp. and switch. Freq., fs 10 kHz
Output frequency 50 Hz Prop. avg. cap.,KPIp 0.1
Int. avg. cap.,KPIi 0.05 Prop. circ. curr. and bal.,KPp 1
Prop. Out. Curr.,KPRp 20 Res. Out. Curr.,KPRr 500
simulation section, and the second one uses a time counter [193], which updates the sorting
list when a given time has elapsed. The aim of this is to prolong the conduction time of
each SM, and hence reducing the switching events at the cost of generating larger voltage
ripple. This SSA will be referred as the counter-based one and it will be associated with a
time counter value.
Figure 3.22 Experiment results: Load current and its harmonic spectrum for the LS-PWM
and the FF-LS-PWM when no SSA and SSA with voltage band of 8 volts are
considered.
The first evaluated variable is the load current (i) for the LS-PWM and the FF-LS-PWM
with and without SSA, which is depicted in Fig. 3.22 along with its low-order harmonic
spectrum. Both approaches exhibit similar performance when SSA is not applied. However,
low-order harmonics appear in LS-PWM when the SSA is implemented. In contrast, with
FF-LS-PWM the harmonic profile remains unchanged. In terms of circulating current, the
error associated with the use of SSA affects the stability of the current control, causing
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loss of controllability at some instants. This is obviously clear from Fig. 3.23, where the
circulating currents for LS-PWM and FF-LS-PWM under different switching frequencies
are depicted.
A similar consequence can be seen in Fig. 3.24, where the load currents with funda-
mental frequency of 100 and 200 Hz, and the circulating currents of FF-LS-PWM and
LS-PWM are shown. This test was performed with a SSA with a voltage band of 8 V.
Figure 3.23 Circulating current of the LS-PWM and the FF-LS-PWM under different
switching frequencies (10, 5 and 2 kHz) when no SSA (top) and SSA with a
voltage band of 8 V (bottom) are considered.
Figure 3.24 Load and circulating currents when modulating 100 and 200 Hz output signals
for the LS-PWM and the FF-LS-PWM while using a SSA with a voltage band
of 8 V.
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Figure 3.25 Capacitor voltage evolution of
the SMs for the LS-PWM (top)
and the FF-LS-PWM (bottom)
when voltage-based SSA is used
under different values of the
voltage band.
Figure 3.26 Capacitor voltage evolution of
the SMs for the LS-PWM (top)
and the FF-LS-PWM (bottom)
when counter-based SSA is used
under different values of the
time counter.
Additionally, Fig. 3.25 and 3.26 demonstrate how the capacitor voltages evolve under
both SSAs. Note that, in spite of exhibiting large differences between SMs, FF-LS-PWM
achieves a more linear evolution in the capacitor voltages due to the fact that the balancing
closed-loop is not affected.
Extensive experimental testing were conducted on LS-PWM and FF-LS-PWM, looking
into different performance indices as summarized in Table 3.4. These include: total
harmonic distortion (THD) of the load current; harmonic distortion of the first 40 harmonics
(HD[0−40]) of the load current—to indicate the low-order harmonic presence—; the average
switching frequency of all SMs (f̄s)—measured and computed over 70 fundamental
periods—, and the standard deviation (σfs ) of the six SM switching frequencies. With this,
the benefits of FF-LS-PWM in achieving overall better THD values and lower low-order
harmonic contents over all considered SSA scenarios are exhibited. Moreover, the proposed
FF-LS-PWM improves the commutation reduction achieved by the SSA, regardless of the
method used. Also note that the value of σfs in the FF-LS-PWM, when applying SSA
with low values of voltage band or time counter, is lower than the LS-PWM while still
achieving a reduction in the number of commutations. This could suggest the feasibility
of using FF-LS-PWM with SSA to reduce the switching losses and to equalize the SM
usage as the average switching frequencies tend to be closer in value.
It is shown how the proposal performs under different capacitor voltage difference
profiles using two different techniques of SSA. However, other approaches that require
relaxed capacitor voltage difference constraints between SMs within the same arm would
be benefited from using FF-LS-PWM.
3.3.6 Conclusions and future lines of research on MMC
This proposal addresses the error resulted from the normalization step of typical modu-
lations for MMC. It has been exhibited that ignoring the capacitor voltage ripple in the
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modulation stage results in an error that has a negative impact in the system performance,
especially in applications where the capacitor voltage differences are large. The proposed
FF-LS-PWM solves the latter by taking into account the reference voltage and the in-
dividual capacitor voltages of each SM. Hence, an accurate arm voltage modulation is
achieved.
The FF-LS-PWM is tested experimentally and compared with the standard LS-PWM
while using a switching-saving algorithm. The results show that FF-LS-PWM does not
increase the THD value of the output current while the capacitor voltage values can
move around a band up to ±24%, at the same time that a 13% of commutation reduction
is achieved. In contrast, LS-PWM suffers from these differences, compromising the
performance of the implemented controllers, which is avoided by the introduction of
FF-LS-PWM.
The theoretical analysis supported by simulation and experimental verification showed
the feasibility and effectiveness of the proposed approach. Finally, it is worth mentioning
that the accuracy achieved comes at the expenses of increased computational requirement
associated with the instantaneous measurement of the SM capacitors. However, the gained
benefits outweigh these challenges, especially with the advancement in digital processing
technologies, where intelligent approaches can be easily incorporated.
Among the possible future lines of research are:
1. The use of the feed-forward concept with predictive models to estimate the capacitor
voltage value of each SM, in such a way that the required sampling frequency is
reduced.
2. The incorporation of the feed-forward concept to three-phase systems with other
modulation approaches, such as predictive NLM.
3. A guide to select reduced capacitors by taking advantage of the FF-LS-PWM perfor-
mance. This will include examining the safety ripple limits and designing strategies
that guarantee safe operation while using FF-LS-PWM.

4 Conclusions
The most important thing is to keep the most important thing the
most important thing.
Donald P. Coduto
The present work introduces some principles of the power electronic field. In thisregard, this paper revisits the basic principles of power converters, with special
focus on grid-connected voltage source converters, their common controllers and the most
well-known modulation algorithms. Later on, some well-known techniques to address
synchronization and compensation under unbalanced grid operation are presented and
theoretically compared. Given that the main contributions framework is within the field
of multilevel converters, some of the most common topologies and their necessity of
addressing additional control objectives are shown, along with some modulation and
control algorithms that tackle their increased control complexity.
In the following, the particular contributions of this work and possible future works
related to them are mentioned.
4.1 Particular Contributions of this work
Once the multilevel converter topology has been introduced and their control problem has
been stated, most of this work devotes to the development and research of one particular
topology: the diode-clamped converter. In this line, the three-level (NPC) and five-level
(5-L DCC) topologies were the principal targets of the carried-out research.
Regarding the three-level topology, a hybrid dynamical system formulation is revisited,
which was modelled taking into account the hybrid nature of the converter. In such a work,
a hybrid control law is formulated and later proved to guarantee UGAS under the design
operating point. The contribution involves the integration of the control law in a real grid-
connected power converter, which required the modification of some control parameters
to compensate for non-modelled dynamics. Additionally, a modification of the control
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law is proposed in such a way that the benefits of using a three-level topology are further
exploded without spoiling the UGAS guarantee that was established in the theoretical
framework. The carried-out experiments prove the feasibility of such a proposal.
Most of the contributions of this work lie in the five-level DCC topology. Firstly, a
previously presented integrated control and modulation algorithm that tackles the capacitor
voltage balance in the control stage, rather than the modulation one, is revisited. Then,
a modification is proposed that reduces the switching losses and improves the harmonic
performance, as it is later shown in simulation and validated through experiments. A
further analysis of these integrated controllers, both the original and the modified one, is
developed from a thermal perspective in another proposal. As a result, some comparative
conclusions about the conducting losses of each proposal are derived. Afterwards, using
the same modelling than the integrated controller, the control schemes are reformulated in
a proposal for an application that involves individual solar cell arrays connected to each
capacitor of the dc-link. With this, the dc-dc stage is skipped and the MPPT for each
individual solar array is fulfilled, which improves the overall efficiency of the system.
On a different line of research inside five-level DCCs, a previously presented mixed-
integer optimization approach for determination of the modulation criteria is recalled.
Given that the online resolution of such optimization problem is unfeasible, two approaches
are sequentially presented:
• Online implementation through LUTs. For this, the optimization problem is solved
offline for a working operating conditions, and the resulting modulation criteria
are stored in look-up tables for later use during online operation. This approach
is validated through simulations and experiments, along with some steps for a ro-
bust integration. Besides, it is also compared with other well-known modulation
approaches and the mentioned integrated controller, exhibiting noticeable improve-
ments in terms of distortion and balancing capabilities.
• Training and using CARTs based on the optimization problem formulation. This
approach comes as a solution for the lack of flexibility of the previous proposal.
This approach revisits the original problem formulation, adding some criteria to
look for a more beneficial solution, and then it is solved for several operating points.
With this, several CARTs are trained and the resulting decision trees are used for
online operation. The approach is validated and compared by simulations and
experiments, along with some rules for a robust integration. As a result, and thanks
to the generalization capability of CARTs, a more flexible solution is obtained, whose
range of operation can reach points that were not covered in the training set, as it is
shown both in experiments and simulations. Additionally, it is also compared with
the LUT-based approach and the same approaches that were used for comparison in
the work of the LUT-based algorithm, exhibiting enhanced performance and wider
range of operating points.
Additionally, in the field of multilevel converter, Chap. 3 is focused on providing solu-
tions related to the capacitor voltage balance for cascaded H-bridge converters and modular
multilevel converters. Firstly, these two topologies are presented and their principle of
operation are exhibited. For the CHB, a simple algorithm that uses the zero-sequence in-
jection is proposed to address the capacitor voltage balance between phases when different
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power consumption in the phases is given. This algorithm is analyzed and conservative
power boundaries, inside which its balancing capabilities are probed, are derived. Besides,
some carried-out simulations verify its good behaviour.
For theMMC, themodulation error caused by assuming the capacitor voltages of the SMs
to be equal prior to the modulation stage when using NLM and LS-PWM is exposed. Some
discussion and analysis are presented for both approaches, and an alternative, based on
LS-PWM, is presented. With this, the modulation error is corrected, and an improvement
in the controllability and phase current distortion is achieved. It is also exhibited that the
latter is more remarkable when compared with the standard LS-PWM in applications with
large capacitor voltage differences, such as those that use SSA. As a result, SSA can be
used, while the downsides of having larger capacitor voltage differences are neglected.
This approach is compared and tested through simulation, and validated with experiments.
4.2 Future work
Apart from the future works that are exposed at the end of each contribution, the following
lines of research could be considered
• The use of hybrid dynamical system to model unbalances in the grid, mainly negative
and positive sequence components. With this, an hybrid control law could be derived
for distorted grid voltages either to assist on the correction of it, or to guarantee the
injection of positive-sequenced currents.
• The derivation of a model that takes into account the effect that unbalanced ca-
pacitor voltages, in multilevel converters, have on the modulation performance
and its interaction with a weak grid. It could be of interest the search of certain
working conditions that assists on the weak grid restoration or compensates the grid
unbalances to inject balanced currents.
• The use of the dc-link capacitors in multilevel converters to address other particular
applications. The proposed application of the integrated control and modulation for
solar arrays is an example that could be considered in this line, but with the addition
of experimental verification. Besides, other topologies could be considered, such
as MMC with the proposed feed-forward modulation and solar arrays connected to
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